mpc8313erdb.c 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * Copyright (C) Freescale Semiconductor, Inc. 2006-2007
  3. *
  4. * Author: Scott Wood <scottwood@freescale.com>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS for A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #include <common.h>
  25. #include <ft_build.h>
  26. #include <pci.h>
  27. #include <mpc83xx.h>
  28. DECLARE_GLOBAL_DATA_PTR;
  29. int board_early_init_f(void)
  30. {
  31. #ifndef CFG_8313ERDB_BROKEN_PMC
  32. volatile immap_t *im = (immap_t *)CFG_IMMR;
  33. if (im->pmc.pmccr1 & PMCCR1_POWER_OFF)
  34. gd->flags |= GD_FLG_SILENT;
  35. #endif
  36. return 0;
  37. }
  38. int checkboard(void)
  39. {
  40. puts("Board: Freescale MPC8313ERDB\n");
  41. return 0;
  42. }
  43. static struct pci_region pci_regions[] = {
  44. {
  45. bus_start: CFG_PCI1_MEM_BASE,
  46. phys_start: CFG_PCI1_MEM_PHYS,
  47. size: CFG_PCI1_MEM_SIZE,
  48. flags: PCI_REGION_MEM | PCI_REGION_PREFETCH
  49. },
  50. {
  51. bus_start: CFG_PCI1_MMIO_BASE,
  52. phys_start: CFG_PCI1_MMIO_PHYS,
  53. size: CFG_PCI1_MMIO_SIZE,
  54. flags: PCI_REGION_MEM
  55. },
  56. {
  57. bus_start: CFG_PCI1_IO_BASE,
  58. phys_start: CFG_PCI1_IO_PHYS,
  59. size: CFG_PCI1_IO_SIZE,
  60. flags: PCI_REGION_IO
  61. }
  62. };
  63. void pci_init_board(void)
  64. {
  65. volatile immap_t *immr = (volatile immap_t *)CFG_IMMR;
  66. volatile clk83xx_t *clk = (volatile clk83xx_t *)&immr->clk;
  67. volatile law83xx_t *pci_law = immr->sysconf.pcilaw;
  68. struct pci_region *reg[] = { pci_regions };
  69. int warmboot;
  70. /* Enable all 3 PCI_CLK_OUTPUTs. */
  71. clk->occr |= 0xe0000000;
  72. /*
  73. * Configure PCI Local Access Windows
  74. */
  75. pci_law[0].bar = CFG_PCI1_MEM_PHYS & LAWBAR_BAR;
  76. pci_law[0].ar = LBLAWAR_EN | LBLAWAR_512MB;
  77. pci_law[1].bar = CFG_PCI1_IO_PHYS & LAWBAR_BAR;
  78. pci_law[1].ar = LBLAWAR_EN | LBLAWAR_1MB;
  79. warmboot = gd->bd->bi_bootflags & BOOTFLAG_WARM;
  80. #ifndef CFG_8313ERDB_BROKEN_PMC
  81. warmboot |= immr->pmc.pmccr1 & PMCCR1_POWER_OFF;
  82. #endif
  83. mpc83xx_pci_init(1, reg, warmboot);
  84. }
  85. #if defined(CONFIG_OF_FLAT_TREE) && defined(CONFIG_OF_BOARD_SETUP)
  86. void ft_board_setup(void *blob, bd_t *bd)
  87. {
  88. u32 *p;
  89. int len;
  90. #ifdef CONFIG_PCI
  91. ft_pci_setup(blob, bd);
  92. #endif
  93. ft_cpu_setup(blob, bd);
  94. p = ft_get_prop(blob, "/memory/reg", &len);
  95. if (p) {
  96. *p++ = cpu_to_be32(bd->bi_memstart);
  97. *p = cpu_to_be32(bd->bi_memsize);
  98. }
  99. }
  100. #endif