SX1.h 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177
  1. /*
  2. * (C) Copyright 2004
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #ifndef __CONFIG_H
  24. #define __CONFIG_H
  25. /*
  26. * If we are developing, we might want to start armboot from ram
  27. * so we MUST NOT initialize critical regs like mem-timing ...
  28. */
  29. #define CONFIG_INIT_CRITICAL /* undef for developing */
  30. /*
  31. * High Level Configuration Options
  32. * (easy to change)
  33. */
  34. #define CONFIG_ARM925T 1 /* This is an arm925t CPU */
  35. #define CONFIG_OMAP 1 /* in a TI OMAP core */
  36. #define CONFIG_OMAP1510 1 /* which is in a 1510 (helen) */
  37. #define CONFIG_OMAP_SX1 1 /* a SX1 Board */
  38. /* input clock of PLL */
  39. #define CONFIG_SYS_CLK_FREQ 12000000 /* the SX1 has 12MHz input clock */
  40. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  41. #define CONFIG_MISC_INIT_R
  42. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  43. #define CONFIG_SETUP_MEMORY_TAGS 1
  44. #define CONFIG_INITRD_TAG 1
  45. /*
  46. * Size of malloc() pool
  47. */
  48. #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
  49. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  50. /*
  51. * Hardware drivers
  52. */
  53. /*
  54. * NS16550 Configuration
  55. */
  56. #define CFG_NS16550
  57. #define CFG_NS16550_SERIAL
  58. #define CFG_NS16550_REG_SIZE (-4)
  59. #define CFG_NS16550_CLK (CONFIG_SYS_CLK_FREQ) /* can be 12M/32Khz or 48Mhz */
  60. #define CFG_NS16550_COM1 0xfffb0000 /* uart1, bluetooth uart on helen */
  61. /*
  62. * select serial console configuration
  63. */
  64. #define CONFIG_SERIAL1 1 /* we use SERIAL 1 on SX1 */
  65. /*
  66. * USB device configuration
  67. */
  68. #define CONFIG_USB_DEVICE 1
  69. #define CONFIG_USB_TTY 1
  70. #define CONFIG_USBD_VENDORID 0x1234
  71. #define CONFIG_USBD_PRODUCTID 0x5678
  72. #define CONFIG_USBD_MANUFACTURER "Siemens"
  73. #define CONFIG_USBD_PRODUCT_NAME "SX1"
  74. #define CONFIG_USBD_SERIAL_NUMBER "000000000001"
  75. /*
  76. * I2C configuration
  77. */
  78. #define CONFIG_HARD_I2C
  79. #define CFG_I2C_SPEED 100000
  80. #define CFG_I2C_SLAVE 1
  81. #define CONFIG_DRIVER_OMAP1510_I2C
  82. #define CONFIG_ENV_OVERWRITE
  83. #define CONFIG_ENV_OVERWRITE
  84. #define CONFIG_CONS_INDEX 1
  85. #define CONFIG_BAUDRATE 115200
  86. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  87. #define CONFIG_COMMANDS (( CONFIG_CMD_DFL | \
  88. CFG_CMD_I2C ) & \
  89. ~CFG_CMD_NET)
  90. /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
  91. #include <cmd_confdefs.h>
  92. #include <configs/omap1510.h>
  93. #define CONFIG_BOOTDELAY 3
  94. #define CONFIG_BOOTARGS "mem=16M console=ttyS0,115200n8 root=/dev/mtdblock3 rw"
  95. /*
  96. * Miscellaneous configurable options
  97. */
  98. #define CFG_LONGHELP /* undef to save memory */
  99. #define CFG_PROMPT "SX1# " /* Monitor Command Prompt */
  100. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  101. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  102. #define CFG_MAXARGS 16 /* max number of command args */
  103. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  104. #define CFG_MEMTEST_START 0x10000000 /* memtest works on */
  105. #define CFG_MEMTEST_END 0x12000000 /* 32 MB in DRAM */
  106. #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
  107. #define CFG_LOAD_ADDR 0x10000000 /* default load address */
  108. /* The 1510 has 3 timers, they can be driven by the RefClk (12Mhz) or by DPLL1.
  109. * This time is further subdivided by a local divisor.
  110. */
  111. #define CFG_TIMERBASE 0xFFFEC500 /* use timer 1 */
  112. #define CFG_PVT 7 /* 2^(pvt+1), divide by 256 */
  113. #define CFG_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CFG_PVT))
  114. /*-----------------------------------------------------------------------
  115. * Stack sizes
  116. *
  117. * The stack sizes are set up in start.S using the settings below
  118. */
  119. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  120. #ifdef CONFIG_USE_IRQ
  121. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  122. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  123. #endif
  124. /*-----------------------------------------------------------------------
  125. * Physical Memory Map
  126. */
  127. #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
  128. #define PHYS_SDRAM_1 0x10000000 /* SDRAM Bank #1 */
  129. #define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
  130. #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
  131. #define PHYS_FLASH_2 0x04000000 /* Flash Bank #2 */
  132. #define CFG_FLASH_BASE PHYS_FLASH_1
  133. /*-----------------------------------------------------------------------
  134. * FLASH and environment organization
  135. */
  136. #define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
  137. #define CFG_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
  138. #define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x020000) /* addr of environment */
  139. /* timeout values are in ticks */
  140. #define CFG_FLASH_ERASE_TOUT (20*CFG_HZ) /* Timeout for Flash Erase */
  141. #define CFG_FLASH_WRITE_TOUT (20*CFG_HZ) /* Timeout for Flash Write */
  142. #define CFG_ENV_IS_IN_FLASH 1
  143. #define CFG_ENV_SIZE 0x20000 /* Total Size of Environment Sector */
  144. #define CFG_ENV_OFFSET 0x20000 /* environment starts here */
  145. #endif /* __CONFIG_H */