sc520_cdp_asm.S 3.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. /*
  2. * (C) Copyright 2002
  3. * Daniel Engström, Omicron Ceti AB <daniel@omicron.se>.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /* now setup the General purpose bus to give us access to the LEDs.
  24. * We can then use the leds to display status information.
  25. */
  26. sc520_cdp_registers:
  27. /* size offset value */
  28. .word 1 ; .word 0x040 ; .long 0x00 /* SDRAM buffer control */
  29. .word 2 ; .word 0xc08 ; .long 0x0001 /* GP CS offset */
  30. .word 2 ; .word 0xc09 ; .long 0x0003 /* GP CS width */
  31. .word 2 ; .word 0xc0a ; .long 0x0001 /* GP CS width */
  32. .word 2 ; .word 0xc0b ; .long 0x0003 /* GP RD pulse width */
  33. .word 2 ; .word 0xc0c ; .long 0x0001 /* GP RD offse */
  34. .word 2 ; .word 0xc0d ; .long 0x0003 /* GP WR pulse width */
  35. .word 2 ; .word 0xc0e ; .long 0x0001 /* GP WR offset */
  36. .word 2 ; .word 0xc2c ; .long 0x0000 /* GPIO directionreg */
  37. .word 2 ; .word 0xc2a ; .long 0x0000 /* GPIO directionreg */
  38. .word 2 ; .word 0xc22 ; .long 0xffff /* GPIO pin function 31-16 reg */
  39. .word 2 ; .word 0xc20 ; .long 0xffff /* GPIO pin function 15-0 reg */
  40. .word 2 ; .word 0x0c4 ; .long 0x28000680 /* PAR 15 for access to led 680 */
  41. .word 0 ; .word 0x000 ; .long 0x00
  42. /* board early intialization */
  43. .globl early_board_init
  44. early_board_init:
  45. movl $sc520_cdp_registers,%esi
  46. init_loop:
  47. movl $0xfffef000,%edi /* MMCR base to edi */
  48. movw (%esi), %bx /* load sizer to bx */
  49. cmpw $0, %bx /* if sie is 0 we're done */
  50. je done
  51. xorl %edx,%edx
  52. movw 2(%esi), %dx /* load MMCR offset to dx */
  53. addl %edx, %edi /* add offset to base in edi */
  54. movl 4(%esi), %eax /* load value in eax */
  55. cmpw $1, %bx
  56. je byte /* byte op? */
  57. cmpw $2, %bx
  58. je word /* word op? */
  59. movl %eax, (%edi) /* must be long, then */
  60. jmp next
  61. byte: movb %al,(%edi)
  62. jmp next
  63. word: movw %ax,(%edi)
  64. next: addl $8, %esi /* advance esi */
  65. jmp init_loop
  66. /* the leds ad 0x80 and 0x680 should now work */
  67. done: movb $0x88, %al
  68. out %al, $0x80
  69. movw $0x680, %dx
  70. out %al, %dx
  71. jmp *%ebp /* return to caller */
  72. .globl __show_boot_progress
  73. __show_boot_progress:
  74. out %al, $0x80
  75. xchg %al, %ah
  76. movw $0x680, %dx
  77. out %al, %dx
  78. jmp *%ebp