at91sam9rlek.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164
  1. /*
  2. * (C) Copyright 2007-2008
  3. * Stelian Pop <stelian.pop@leadtechdesign.com>
  4. * Lead Tech Design <www.leadtechdesign.com>
  5. *
  6. * Configuation settings for the AT91SAM9RLEK board.
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. /* ARM asynchronous clock */
  29. #define AT91_MAIN_CLOCK 200000000 /* from 12.000 MHz crystal */
  30. #define AT91_MASTER_CLOCK 100000000 /* peripheral = main / 2 */
  31. #define CFG_HZ 1000000 /* 1us resolution */
  32. #define AT91_SLOW_CLOCK 32768 /* slow clock */
  33. #define CONFIG_ARM926EJS 1 /* This is an ARM926EJS Core */
  34. #define CONFIG_AT91SAM9RL 1 /* It's an Atmel AT91SAM9RL SoC*/
  35. #define CONFIG_AT91SAM9RLEK 1 /* on an AT91SAM9RLEK Board */
  36. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  37. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  38. #define CONFIG_SETUP_MEMORY_TAGS 1
  39. #define CONFIG_INITRD_TAG 1
  40. #define CONFIG_SKIP_LOWLEVEL_INIT
  41. #define CONFIG_SKIP_RELOCATE_UBOOT
  42. /*
  43. * Hardware drivers
  44. */
  45. #define CONFIG_ATMEL_USART 1
  46. #undef CONFIG_USART0
  47. #undef CONFIG_USART1
  48. #undef CONFIG_USART2
  49. #define CONFIG_USART3 1 /* USART 3 is DBGU */
  50. #define CONFIG_BOOTDELAY 3
  51. /* #define CONFIG_ENV_OVERWRITE 1 */
  52. /*
  53. * Command line configuration.
  54. */
  55. #include <config_cmd_default.h>
  56. #undef CONFIG_CMD_BDI
  57. #undef CONFIG_CMD_IMI
  58. #undef CONFIG_CMD_AUTOSCRIPT
  59. #undef CONFIG_CMD_FPGA
  60. #undef CONFIG_CMD_LOADS
  61. #undef CONFIG_CMD_IMLS
  62. #undef CONFIG_CMD_NET
  63. #undef CONFIG_CMD_USB
  64. #define CONFIG_CMD_NAND 1
  65. /* SDRAM */
  66. #define CONFIG_NR_DRAM_BANKS 1
  67. #define PHYS_SDRAM 0x20000000
  68. #define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
  69. /* DataFlash */
  70. #define CONFIG_HAS_DATAFLASH 1
  71. #define CFG_SPI_WRITE_TOUT (5*CFG_HZ)
  72. #define CFG_MAX_DATAFLASH_BANKS 1
  73. #define CFG_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
  74. #define AT91_SPI_CLK 15000000
  75. #define DATAFLASH_TCSS (0x1a << 16)
  76. #define DATAFLASH_TCHS (0x1 << 24)
  77. /* NOR flash - not present */
  78. #define CFG_NO_FLASH 1
  79. /* NAND flash */
  80. #define NAND_MAX_CHIPS 1
  81. #define CFG_MAX_NAND_DEVICE 1
  82. #define CFG_NAND_BASE 0x40000000
  83. #define CFG_NAND_DBW_8 1
  84. /* Ethernet - not present */
  85. /* USB - not supported */
  86. #define CFG_LOAD_ADDR 0x22000000 /* load address */
  87. #define CFG_MEMTEST_START PHYS_SDRAM
  88. #define CFG_MEMTEST_END 0x23e00000
  89. #define CFG_USE_DATAFLASH 1
  90. #undef CFG_USE_NANDFLASH
  91. #ifdef CFG_USE_DATAFLASH
  92. /* bootstrap + u-boot + env + linux in dataflash on CS0 */
  93. #define CFG_ENV_IS_IN_DATAFLASH 1
  94. #define CFG_MONITOR_BASE (CFG_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
  95. #define CFG_ENV_OFFSET 0x4200
  96. #define CFG_ENV_ADDR (CFG_DATAFLASH_LOGIC_ADDR_CS0 + CFG_ENV_OFFSET)
  97. #define CFG_ENV_SIZE 0x4200
  98. #define CONFIG_BOOTCOMMAND "cp.b 0xC0042000 0x22000000 0x210000; bootm"
  99. #define CONFIG_BOOTARGS "console=ttyS0,115200 " \
  100. "root=/dev/mtdblock0 " \
  101. "mtdparts=at91_nand:-(root) "\
  102. "rw rootfstype=jffs2"
  103. #else /* CFG_USE_NANDFLASH */
  104. /* bootstrap + u-boot + env + linux in nandflash */
  105. #define CFG_ENV_IS_IN_NAND 1
  106. #define CFG_ENV_OFFSET 0x60000
  107. #define CFG_ENV_OFFSET_REDUND 0x80000
  108. #define CFG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
  109. #define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xA0000 0x200000; bootm"
  110. #define CONFIG_BOOTARGS "console=ttyS0,115200 " \
  111. "root=/dev/mtdblock5 " \
  112. "mtdparts=at91_nand:128k(bootstrap)ro,256k(uboot)ro,128k(env1)ro,128k(env2)ro,2M(linux),-(root) " \
  113. "rw rootfstype=jffs2"
  114. #endif
  115. #define CONFIG_BAUDRATE 115200
  116. #define CFG_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
  117. #define CFG_PROMPT "U-Boot> "
  118. #define CFG_CBSIZE 256
  119. #define CFG_MAXARGS 16
  120. #define CFG_PBSIZE (CFG_CBSIZE + sizeof(CFG_PROMPT) + 16)
  121. #define CFG_LONGHELP 1
  122. #define CONFIG_CMDLINE_EDITING 1
  123. #define ROUND(A, B) (((A) + (B)) & ~((B) - 1))
  124. /*
  125. * Size of malloc() pool
  126. */
  127. #define CFG_MALLOC_LEN ROUND(3 * CFG_ENV_SIZE + 128*1024, 0x1000)
  128. #define CFG_GBL_DATA_SIZE 128 /* 128 bytes for initial data */
  129. #define CONFIG_STACKSIZE (32*1024) /* regular stack */
  130. #ifdef CONFIG_USE_IRQ
  131. #error CONFIG_USE_IRQ not supported
  132. #endif
  133. #endif