tegra20.dtsi 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184
  1. /include/ "skeleton.dtsi"
  2. / {
  3. compatible = "nvidia,tegra20";
  4. interrupt-parent = <&intc>;
  5. tegra_car: clock@60006000 {
  6. compatible = "nvidia,tegra20-car";
  7. reg = <0x60006000 0x1000>;
  8. #clock-cells = <1>;
  9. };
  10. clocks {
  11. #address-cells = <1>;
  12. #size-cells = <0>;
  13. osc: clock {
  14. compatible = "fixed-clock";
  15. #clock-cells = <0>;
  16. };
  17. };
  18. intc: interrupt-controller@50041000 {
  19. compatible = "nvidia,tegra20-gic";
  20. interrupt-controller;
  21. #interrupt-cells = <1>;
  22. reg = < 0x50041000 0x1000 >,
  23. < 0x50040100 0x0100 >;
  24. };
  25. i2c@7000c000 {
  26. #address-cells = <1>;
  27. #size-cells = <0>;
  28. compatible = "nvidia,tegra20-i2c";
  29. reg = <0x7000C000 0x100>;
  30. interrupts = < 70 >;
  31. };
  32. i2c@7000c400 {
  33. #address-cells = <1>;
  34. #size-cells = <0>;
  35. compatible = "nvidia,tegra20-i2c";
  36. reg = <0x7000C400 0x100>;
  37. interrupts = < 116 >;
  38. };
  39. i2c@7000c500 {
  40. #address-cells = <1>;
  41. #size-cells = <0>;
  42. compatible = "nvidia,tegra20-i2c";
  43. reg = <0x7000C500 0x100>;
  44. interrupts = < 124 >;
  45. };
  46. i2c@7000d000 {
  47. #address-cells = <1>;
  48. #size-cells = <0>;
  49. compatible = "nvidia,tegra20-i2c";
  50. reg = <0x7000D000 0x200>;
  51. interrupts = < 85 >;
  52. };
  53. i2s@70002800 {
  54. #address-cells = <1>;
  55. #size-cells = <0>;
  56. compatible = "nvidia,tegra20-i2s";
  57. reg = <0x70002800 0x200>;
  58. interrupts = < 45 >;
  59. dma-channel = < 2 >;
  60. };
  61. i2s@70002a00 {
  62. #address-cells = <1>;
  63. #size-cells = <0>;
  64. compatible = "nvidia,tegra20-i2s";
  65. reg = <0x70002a00 0x200>;
  66. interrupts = < 35 >;
  67. dma-channel = < 1 >;
  68. };
  69. das@70000c00 {
  70. #address-cells = <1>;
  71. #size-cells = <0>;
  72. compatible = "nvidia,tegra20-das";
  73. reg = <0x70000c00 0x80>;
  74. };
  75. gpio: gpio@6000d000 {
  76. compatible = "nvidia,tegra20-gpio";
  77. reg = < 0x6000d000 0x1000 >;
  78. interrupts = < 64 65 66 67 87 119 121 >;
  79. #gpio-cells = <2>;
  80. gpio-controller;
  81. };
  82. pinmux: pinmux@70000000 {
  83. compatible = "nvidia,tegra20-pinmux";
  84. reg = < 0x70000014 0x10 /* Tri-state registers */
  85. 0x70000080 0x20 /* Mux registers */
  86. 0x700000a0 0x14 /* Pull-up/down registers */
  87. 0x70000868 0xa8 >; /* Pad control registers */
  88. };
  89. serial@70006000 {
  90. compatible = "nvidia,tegra20-uart";
  91. reg = <0x70006000 0x40>;
  92. reg-shift = <2>;
  93. interrupts = < 68 >;
  94. };
  95. serial@70006040 {
  96. compatible = "nvidia,tegra20-uart";
  97. reg = <0x70006040 0x40>;
  98. reg-shift = <2>;
  99. interrupts = < 69 >;
  100. };
  101. serial@70006200 {
  102. compatible = "nvidia,tegra20-uart";
  103. reg = <0x70006200 0x100>;
  104. reg-shift = <2>;
  105. interrupts = < 78 >;
  106. };
  107. serial@70006300 {
  108. compatible = "nvidia,tegra20-uart";
  109. reg = <0x70006300 0x100>;
  110. reg-shift = <2>;
  111. interrupts = < 122 >;
  112. };
  113. serial@70006400 {
  114. compatible = "nvidia,tegra20-uart";
  115. reg = <0x70006400 0x100>;
  116. reg-shift = <2>;
  117. interrupts = < 123 >;
  118. };
  119. sdhci@c8000000 {
  120. compatible = "nvidia,tegra20-sdhci";
  121. reg = <0xc8000000 0x200>;
  122. interrupts = < 46 >;
  123. };
  124. sdhci@c8000200 {
  125. compatible = "nvidia,tegra20-sdhci";
  126. reg = <0xc8000200 0x200>;
  127. interrupts = < 47 >;
  128. };
  129. sdhci@c8000400 {
  130. compatible = "nvidia,tegra20-sdhci";
  131. reg = <0xc8000400 0x200>;
  132. interrupts = < 51 >;
  133. };
  134. sdhci@c8000600 {
  135. compatible = "nvidia,tegra20-sdhci";
  136. reg = <0xc8000600 0x200>;
  137. interrupts = < 63 >;
  138. };
  139. usb@c5000000 {
  140. compatible = "nvidia,tegra20-ehci", "usb-ehci";
  141. reg = <0xc5000000 0x4000>;
  142. interrupts = < 52 >;
  143. phy_type = "utmi";
  144. };
  145. usb@c5004000 {
  146. compatible = "nvidia,tegra20-ehci", "usb-ehci";
  147. reg = <0xc5004000 0x4000>;
  148. interrupts = < 53 >;
  149. phy_type = "ulpi";
  150. };
  151. usb@c5008000 {
  152. compatible = "nvidia,tegra20-ehci", "usb-ehci";
  153. reg = <0xc5008000 0x4000>;
  154. interrupts = < 129 >;
  155. phy_type = "utmi";
  156. };
  157. };