integratorcp.h 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247
  1. /*
  2. * (C) Copyright 2003
  3. * Texas Instruments.
  4. * Kshitij Gupta <kshitij@ti.com>
  5. * Configuation settings for the TI OMAP Innovator board.
  6. *
  7. * (C) Copyright 2004
  8. * ARM Ltd.
  9. * Philippe Robin, <philippe.robin@arm.com>
  10. * Configuration for Compact Integrator board.
  11. *
  12. * See file CREDITS for list of people who contributed to this
  13. * project.
  14. *
  15. * This program is free software; you can redistribute it and/or
  16. * modify it under the terms of the GNU General Public License as
  17. * published by the Free Software Foundation; either version 2 of
  18. * the License, or (at your option) any later version.
  19. *
  20. * This program is distributed in the hope that it will be useful,
  21. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  22. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  23. * GNU General Public License for more details.
  24. *
  25. * You should have received a copy of the GNU General Public License
  26. * along with this program; if not, write to the Free Software
  27. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  28. * MA 02111-1307 USA
  29. */
  30. #ifndef __CONFIG_H
  31. #define __CONFIG_H
  32. /*
  33. * High Level Configuration Options
  34. * (easy to change)
  35. */
  36. #define CFG_MEMTEST_START 0x100000
  37. #define CFG_MEMTEST_END 0x10000000
  38. #define CFG_HZ 1000
  39. #define CFG_HZ_CLOCK 1000000 /* Timer 1 is clocked at 1Mhz */
  40. #define CFG_TIMERBASE 0x13000100
  41. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  42. #define CONFIG_SETUP_MEMORY_TAGS 1
  43. #define CONFIG_MISC_INIT_R 1 /* call misc_init_r during start up */
  44. /*
  45. * Size of malloc() pool
  46. */
  47. #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
  48. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  49. /*
  50. * Hardware drivers
  51. */
  52. #define CONFIG_DRIVER_SMC91111
  53. #define CONFIG_SMC_USE_32_BIT
  54. #define CONFIG_SMC91111_BASE 0xC8000000
  55. #undef CONFIG_SMC91111_EXT_PHY
  56. /*
  57. * NS16550 Configuration
  58. */
  59. #define CFG_PL011_SERIAL
  60. #define CONFIG_PL011_CLOCK 14745600
  61. #define CONFIG_PL01x_PORTS { (void *)CFG_SERIAL0, (void *)CFG_SERIAL1 }
  62. #define CONFIG_CONS_INDEX 0
  63. #define CONFIG_BAUDRATE 38400
  64. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  65. #define CFG_SERIAL0 0x16000000
  66. #define CFG_SERIAL1 0x17000000
  67. /*
  68. * Command line configuration.
  69. */
  70. #define CONFIG_CMD_BDI
  71. #define CONFIG_CMD_DHCP
  72. #define CONFIG_CMD_ENV
  73. #define CONFIG_CMD_FLASH
  74. #define CONFIG_CMD_IMI
  75. #define CONFIG_CMD_MEMORY
  76. #define CONFIG_CMD_NET
  77. #define CONFIG_CMD_PING
  78. /* #define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT */
  79. #if 0
  80. #define CONFIG_BOOTDELAY 2
  81. #define CONFIG_BOOTARGS "root=/dev/nfs nfsroot=<IP address>:/<exported rootfs> mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0"
  82. #define CONFIG_BOOTCOMMAND "bootp ; bootm"
  83. #endif
  84. /* The kernel command line & boot command below are for a platform flashed with afu.axf
  85. Image 666 Block 0 End Block 0 address 0x24000000 exec 0x24000000- name u-boot
  86. Image 667 Block 1 End Block 13 address 0x24040000 exec 0x24040000- name u-linux
  87. Image 668 Block 14 End Block 33 address 0x24380000 exec 0x24380000- name rootfs
  88. SIB at Block62 End Block62 address 0x24f80000
  89. */
  90. #define CONFIG_BOOTDELAY 2
  91. #define CONFIG_BOOTARGS "root=/dev/mtdblock2 mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0 console=ttyAMA0"
  92. #define CONFIG_BOOTCOMMAND "cp 0x24080000 0x7fc0 0x100000; bootm"
  93. /*
  94. * Miscellaneous configurable options
  95. */
  96. #define CFG_LONGHELP /* undef to save memory */
  97. #define CFG_PROMPT "Integrator-CP # " /* Monitor Command Prompt */
  98. #define CFG_CBSIZE 256 /* Console I/O Buffer Size*/
  99. /* Print Buffer Size */
  100. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
  101. #define CFG_MAXARGS 16 /* max number of command args */
  102. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size*/
  103. #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
  104. #define CFG_LOAD_ADDR 0x7fc0 /* default load address */
  105. /*-----------------------------------------------------------------------
  106. * Stack sizes
  107. *
  108. * The stack sizes are set up in start.S using the settings below
  109. */
  110. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  111. #ifdef CONFIG_USE_IRQ
  112. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  113. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  114. #endif
  115. /*-----------------------------------------------------------------------
  116. * Physical Memory Map
  117. */
  118. #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
  119. #define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
  120. #define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
  121. /*-----------------------------------------------------------------------
  122. * FLASH and environment organization
  123. * Top varies according to amount fitted
  124. * Reserve top 4 blocks of flash
  125. * - ARM Boot Monitor
  126. * - Unused
  127. * - SIB block
  128. * - U-Boot environment
  129. *
  130. * Base is always 0x24000000
  131. */
  132. #define CFG_FLASH_BASE 0x24000000
  133. #define CFG_MAX_FLASH_SECT 64
  134. #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
  135. #define PHYS_FLASH_SIZE 0x01000000 /* 16MB */
  136. #define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */
  137. #define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */
  138. #define CFG_MONITOR_LEN 0x00100000
  139. #define CFG_ENV_IS_IN_FLASH (1)
  140. /*
  141. * Move up the U-Boot & monitor area if more flash is fitted.
  142. * If this U-Boot is to be run on Integrators with varying flash sizes,
  143. * drivers/cfi_flash.c::flash_init() can read the Integrator CP_FLASHPROG
  144. * register and dynamically assign CFG_ENV_ADDR & CFG_MONITOR_BASE
  145. * - CFG_MONITOR_BASE is set to indicate that the environment is not
  146. * embedded in the boot monitor(s) area
  147. */
  148. #if ( PHYS_FLASH_SIZE == 0x04000000 )
  149. #define CFG_ENV_ADDR 0x27F00000
  150. #define CFG_MONITOR_BASE 0x27F40000
  151. #elif (PHYS_FLASH_SIZE == 0x02000000 )
  152. #define CFG_ENV_ADDR 0x25F00000
  153. #define CFG_MONITOR_BASE 0x25F40000
  154. #else
  155. #define CFG_ENV_ADDR 0x24F00000
  156. #define CFG_MONITOR_BASE 0x27F40000
  157. #endif
  158. #define CFG_ENV_SECT_SIZE 0x40000 /* 256KB */
  159. #define CFG_ENV_SIZE 8192 /* 8KB */
  160. /*-----------------------------------------------------------------------
  161. * CP control registers
  162. */
  163. #define CPCR_BASE 0xCB000000 /* CP Registers*/
  164. #define OS_FLASHPROG 0x00000004 /* Flash register*/
  165. #define CPMASK_EXTRABANK 0x8
  166. #define CPMASK_FLASHSIZE 0x4
  167. #define CPMASK_FLWREN 0x2
  168. #define CPMASK_FLVPPEN 0x1
  169. /*
  170. * The ARM boot monitor initializes the board.
  171. * However, the default U-Boot code also performs the initialization.
  172. * If desired, this can be prevented by defining SKIP_LOWLEVEL_INIT
  173. * - see documentation supplied with board for details of how to choose the
  174. * image to run at reset/power up
  175. * e.g. whether the ARM Boot Monitor runs before U-Boot
  176. #define CONFIG_SKIP_LOWLEVEL_INIT
  177. */
  178. /*
  179. * The ARM boot monitor does not relocate U-Boot.
  180. * However, the default U-Boot code performs the relocation check,
  181. * and may relocate the code if the memory map is changed.
  182. * If necessary this can be prevented by defining SKIP_RELOCATE_UBOOT
  183. #define SKIP_CONFIG_RELOCATE_UBOOT
  184. */
  185. /*-----------------------------------------------------------------------
  186. * There are various dependencies on the core module (CM) fitted
  187. * Users should refer to their CM user guide
  188. * - when porting adjust u-boot/Makefile accordingly
  189. * to define the necessary CONFIG_ s for the CM involved
  190. * see e.g. cp_926ejs_config
  191. */
  192. #include "armcoremodule.h"
  193. /*
  194. * If CONFIG_SKIP_LOWLEVEL_INIT is not defined &
  195. * the core module has a CM_INIT register
  196. * then the U-Boot initialisation code will
  197. * e.g. ARM Boot Monitor or pre-loader is repeated once
  198. * (to re-initialise any existing CM_INIT settings to safe values).
  199. *
  200. * This is usually not the desired behaviour since the platform
  201. * will either reboot into the ARM monitor (or pre-loader)
  202. * or continuously cycle thru it without U-Boot running,
  203. * depending upon the setting of Integrator/CP switch S2-4.
  204. *
  205. * However it may be needed if Integrator/CP switch S2-1
  206. * is set OFF to boot direct into U-Boot.
  207. * In that case comment out the line below.
  208. #undef CONFIG_CM_INIT
  209. */
  210. #endif /* __CONFIG_H */