libata.h 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205
  1. /*
  2. * Copyright (C) 2008 Freescale Semiconductor, Inc.
  3. * Dave Liu <daveliu@freescale.com>
  4. * port from libata of linux kernel
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation; either version 2 of
  9. * the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  19. * MA 02111-1307 USA
  20. *
  21. */
  22. #ifndef __LIBATA_H__
  23. #define __LIBATA_H__
  24. #include <common.h>
  25. /* command
  26. */
  27. enum ata_cmd {
  28. /* non-NCQ command */
  29. ATA_CMD_DEV_RESET = 0x08, /* ATAPI device reset */
  30. ATA_CMD_FLUSH_CACHE = 0xE7,
  31. ATA_CMD_FLUSH_CACHE_EXT = 0xEA,
  32. ATA_CMD_ID_ATA = 0xEC,
  33. ATA_CMD_ID_ATAPI = 0xA1,
  34. ATA_CMD_READ_DMA = 0xC8,
  35. ATA_CMD_READ_DMA_EXT = 0x25,
  36. ATA_CMD_WRITE_DMA = 0xCA,
  37. ATA_CMD_WRITE_DMA_EXT = 0x35,
  38. ATA_CMD_PIO_READ = 0x20,
  39. ATA_CMD_PIO_READ_EXT = 0x24,
  40. ATA_CMD_PIO_WRITE = 0x30,
  41. ATA_CMD_PIO_WRITE_EXT = 0x34,
  42. ATA_CMD_SET_FEATURES = 0xEF,
  43. /* NCQ command */
  44. ATA_CMD_READ_FPDMA_QUEUED = 0x60,
  45. ATA_CMD_WRITE_FPDMA_QUEUED = 0x61,
  46. };
  47. /* SETFEATURES stuff
  48. */
  49. enum ata_set_features {
  50. /* SETFEATURES stuff */
  51. SETFEATURES_XFER = 0x03,
  52. XFER_UDMA_7 = 0x47,
  53. XFER_UDMA_6 = 0x46,
  54. XFER_UDMA_5 = 0x45,
  55. XFER_UDMA_4 = 0x44,
  56. XFER_UDMA_3 = 0x43,
  57. XFER_UDMA_2 = 0x42,
  58. XFER_UDMA_1 = 0x41,
  59. XFER_UDMA_0 = 0x40,
  60. XFER_MW_DMA_4 = 0x24, /* CFA only */
  61. XFER_MW_DMA_3 = 0x23, /* CFA only */
  62. XFER_MW_DMA_2 = 0x22,
  63. XFER_MW_DMA_1 = 0x21,
  64. XFER_MW_DMA_0 = 0x20,
  65. XFER_PIO_6 = 0x0E, /* CFA only */
  66. XFER_PIO_5 = 0x0D, /* CFA only */
  67. XFER_PIO_4 = 0x0C,
  68. XFER_PIO_3 = 0x0B,
  69. XFER_PIO_2 = 0x0A,
  70. XFER_PIO_1 = 0x09,
  71. XFER_PIO_0 = 0x08,
  72. XFER_PIO_SLOW = 0x00,
  73. SETFEATURES_WC_ON = 0x02, /* Enable write cache */
  74. SETFEATURES_WC_OFF = 0x82, /* Disable write cache */
  75. SETFEATURES_SPINUP = 0x07, /* Spin-up drive */
  76. };
  77. enum ata_protocol {
  78. ATA_PROT_UNKNOWN, /* unknown */
  79. ATA_PROT_NODATA, /* no data */
  80. ATA_PROT_PIO, /* PIO data xfer */
  81. ATA_PROT_DMA, /* DMA */
  82. ATA_PROT_NCQ, /* NCQ */
  83. ATA_PROT_ATAPI, /* packet command, PIO data xfer */
  84. ATA_PROT_ATAPI_NODATA, /* packet command, no data */
  85. ATA_PROT_ATAPI_DMA, /* packet command, DMA */
  86. };
  87. enum ata_dev_typed {
  88. ATA_DEV_ATA, /* ATA device */
  89. ATA_DEV_ATAPI, /* ATAPI device */
  90. ATA_DEV_PMP, /* Port Multiplier Port */
  91. ATA_DEV_UNKNOWN, /* unknown */
  92. };
  93. enum {
  94. ATA_SECT_SIZE = 512,
  95. ATA_MAX_SECTORS_128 = 128,
  96. ATA_MAX_SECTORS = 256,
  97. ATA_MAX_SECTORS_LBA48 = 65535,
  98. /* bits in ATA command block registers */
  99. ATA_HOB = (1 << 7), /* LBA48 selector */
  100. ATA_NIEN = (1 << 1), /* disable-irq flag */
  101. ATA_LBA = (1 << 6), /* LBA28 selector */
  102. ATA_DEV1 = (1 << 4), /* Select Device 1 (slave) */
  103. ATA_BUSY = (1 << 7), /* BSY status bit */
  104. ATA_DRDY = (1 << 6), /* device ready */
  105. ATA_DF = (1 << 5), /* device fault */
  106. ATA_DRQ = (1 << 3), /* data request i/o */
  107. ATA_ERR = (1 << 0), /* have an error */
  108. ATA_SRST = (1 << 2), /* software reset */
  109. ATA_ICRC = (1 << 7), /* interface CRC error */
  110. ATA_UNC = (1 << 6), /* uncorrectable media error */
  111. ATA_IDNF = (1 << 4), /* ID not found */
  112. ATA_ABORTED = (1 << 2), /* command aborted */
  113. ATA_ID_WORDS = 256,
  114. ATA_ID_SERNO = 10,
  115. ATA_ID_FW_REV = 23,
  116. ATA_ID_PROD = 27,
  117. ATA_ID_FIELD_VALID = 53,
  118. ATA_ID_LBA_SECTORS = 60,
  119. ATA_ID_MWDMA_MODES = 63,
  120. ATA_ID_PIO_MODES = 64,
  121. ATA_ID_QUEUE_DEPTH = 75,
  122. ATA_ID_SATA_CAP = 76,
  123. ATA_ID_SATA_FEATURES = 78,
  124. ATA_ID_SATA_FEATURES_EN = 79,
  125. ATA_ID_MAJOR_VER = 80,
  126. ATA_ID_MINOR_VER = 81,
  127. ATA_ID_UDMA_MODES = 88,
  128. ATA_ID_LBA48_SECTORS = 100,
  129. ATA_ID_SERNO_LEN = 20,
  130. ATA_ID_FW_REV_LEN = 8,
  131. ATA_ID_PROD_LEN = 40,
  132. ATA_PIO3 = (1 << 0),
  133. ATA_PIO4 = ATA_PIO3 | (1 << 1),
  134. ATA_UDMA0 = (1 << 0),
  135. ATA_UDMA1 = ATA_UDMA0 | (1 << 1),
  136. ATA_UDMA2 = ATA_UDMA1 | (1 << 2),
  137. ATA_UDMA3 = ATA_UDMA2 | (1 << 3),
  138. ATA_UDMA4 = ATA_UDMA3 | (1 << 4),
  139. ATA_UDMA5 = ATA_UDMA4 | (1 << 5),
  140. ATA_UDMA6 = ATA_UDMA5 | (1 << 6),
  141. ATA_UDMA7 = ATA_UDMA6 | (1 << 7),
  142. };
  143. #define ata_id_is_ata(id) (((id)[0] & (1 << 15)) == 0)
  144. #define ata_id_wcache_enabled(id) ((id)[85] & (1 << 5))
  145. #define ata_id_has_fua(id) ((id)[84] & (1 << 6))
  146. #define ata_id_has_flush(id) ((id)[83] & (1 << 12))
  147. #define ata_id_has_flush_ext(id) ((id)[83] & (1 << 13))
  148. #define ata_id_has_lba48(id) ((id)[83] & (1 << 10))
  149. #define ata_id_has_wcache(id) ((id)[82] & (1 << 5))
  150. #define ata_id_has_lba(id) ((id)[49] & (1 << 9))
  151. #define ata_id_has_dma(id) ((id)[49] & (1 << 8))
  152. #define ata_id_has_ncq(id) ((id)[76] & (1 << 8))
  153. #define ata_id_queue_depth(id) (((id)[75] & 0x1f) + 1)
  154. #define ata_id_u32(id,n) \
  155. (((u32) (id)[(n) + 1] << 16) | ((u32) (id)[(n)]))
  156. #define ata_id_u64(id,n) \
  157. ( ((u64) (id)[(n) + 3] << 48) | \
  158. ((u64) (id)[(n) + 2] << 32) | \
  159. ((u64) (id)[(n) + 1] << 16) | \
  160. ((u64) (id)[(n) + 0]) )
  161. static inline unsigned int ata_id_major_version(const u16 *id)
  162. {
  163. unsigned int mver;
  164. if (id[ATA_ID_MAJOR_VER] == 0xFFFF)
  165. return 0;
  166. for (mver = 14; mver >= 1; mver--)
  167. if (id[ATA_ID_MAJOR_VER] & (1 << mver))
  168. break;
  169. return mver;
  170. }
  171. static inline int ata_id_is_sata(const u16 *id)
  172. {
  173. return ata_id_major_version(id) >= 5 && id[93] == 0;
  174. }
  175. u64 ata_id_n_sectors(u16 *id);
  176. u32 ata_dev_classify(u32 sig);
  177. void ata_id_c_string(const u16 *id, unsigned char *s,
  178. unsigned int ofs, unsigned int len);
  179. void ata_dump_id(u16 *id);
  180. void ata_swap_buf_le16(u16 *buf, unsigned int buf_words);
  181. #endif /* __LIBATA_H__ */