pci-sh4.c 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. /*
  2. * SH4 PCI Controller (PCIC) for U-Boot.
  3. * (C) Dustin McIntire (dustin@sensoria.com)
  4. * (C) 2007 Nobuhiro Iwamatsu
  5. * (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
  6. *
  7. * u-boot/cpu/sh4/pci-sh4.c
  8. *
  9. * See file CREDITS for list of people who contributed to this
  10. * project.
  11. *
  12. * This program is free software; you can redistribute it and/or
  13. * modify it under the terms of the GNU General Public License as
  14. * published by the Free Software Foundation; either version 2 of
  15. * the License, or (at your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  25. * MA 02111-1307 USA
  26. */
  27. #include <common.h>
  28. #if defined(CONFIG_PCI) && \
  29. defined(CONFIG_SH4_PCI)
  30. #include <asm/processor.h>
  31. #include <asm/io.h>
  32. #include <asm/pci.h>
  33. #include <pci.h>
  34. int pci_sh4_init(struct pci_controller *hose)
  35. {
  36. hose->first_busno = 0;
  37. hose->region_count = 0;
  38. hose->last_busno = 0xff;
  39. /* PCI memory space */
  40. pci_set_region(hose->regions + 0,
  41. CONFIG_PCI_MEM_BUS,
  42. CONFIG_PCI_MEM_PHYS,
  43. CONFIG_PCI_MEM_SIZE,
  44. PCI_REGION_MEM);
  45. hose->region_count++;
  46. /* PCI IO space */
  47. pci_set_region(hose->regions + 1,
  48. CONFIG_PCI_IO_BUS,
  49. CONFIG_PCI_IO_PHYS,
  50. CONFIG_PCI_IO_SIZE,
  51. PCI_REGION_IO);
  52. hose->region_count++;
  53. udelay(1000);
  54. pci_set_ops(hose,
  55. pci_hose_read_config_byte_via_dword,
  56. pci_hose_read_config_word_via_dword,
  57. pci_sh4_read_config_dword,
  58. pci_hose_write_config_byte_via_dword,
  59. pci_hose_write_config_word_via_dword,
  60. pci_sh4_write_config_dword);
  61. pci_register_hose(hose);
  62. udelay(1000);
  63. #ifdef CONFIG_PCI_SCAN_SHOW
  64. printf("PCI: Bus Dev VenId DevId Class Int\n");
  65. #endif
  66. hose->last_busno = pci_hose_scan(hose);
  67. return 0;
  68. }
  69. #endif /* defined(CONFIG_PCI) && defined(CONFIG_SH4_PCI) */