timer.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /*
  2. * (C) Copyright 2002
  3. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  4. * Marius Groeger <mgroeger@sysgo.de>
  5. *
  6. * (C) Copyright 2002
  7. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  8. * Alex Zuepke <azu@sysgo.de>
  9. *
  10. * (C) Copyright 2002
  11. * Gary Jennejohn, DENX Software Engineering, <garyj@denx.de>
  12. *
  13. * See file CREDITS for list of people who contributed to this
  14. * project.
  15. *
  16. * This program is free software; you can redistribute it and/or
  17. * modify it under the terms of the GNU General Public License as
  18. * published by the Free Software Foundation; either version 2 of
  19. * the License, or (at your option) any later version.
  20. *
  21. * This program is distributed in the hope that it will be useful,
  22. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  23. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  24. * GNU General Public License for more details.
  25. *
  26. * You should have received a copy of the GNU General Public License
  27. * along with this program; if not, write to the Free Software
  28. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  29. * MA 02111-1307 USA
  30. */
  31. #include <common.h>
  32. #if defined (CONFIG_IMX)
  33. #include <asm/arch/imx-regs.h>
  34. int timer_init (void)
  35. {
  36. int i;
  37. /* setup GP Timer 1 */
  38. TCTL1 = TCTL_SWR;
  39. for ( i=0; i<100; i++) TCTL1 = 0; /* We have no udelay by now */
  40. TPRER1 = get_PERCLK1() / 1000000; /* 1 MHz */
  41. TCTL1 |= TCTL_FRR | (1<<1); /* Freerun Mode, PERCLK1 input */
  42. /* Reset the timer */
  43. TCTL1 &= ~TCTL_TEN;
  44. TCTL1 |= TCTL_TEN; /* Enable timer */
  45. return (0);
  46. }
  47. /*
  48. * timer without interrupts
  49. */
  50. ulong get_timer (ulong base)
  51. {
  52. return get_timer_masked() - base;
  53. }
  54. ulong get_timer_masked (void)
  55. {
  56. return TCN1;
  57. }
  58. void udelay_masked (unsigned long usec)
  59. {
  60. ulong endtime = get_timer_masked() + usec;
  61. signed long diff;
  62. do {
  63. ulong now = get_timer_masked ();
  64. diff = endtime - now;
  65. } while (diff >= 0);
  66. }
  67. void __udelay (unsigned long usec)
  68. {
  69. udelay_masked(usec);
  70. }
  71. /*
  72. * This function is derived from PowerPC code (read timebase as long long).
  73. * On ARM it just returns the timer value.
  74. */
  75. unsigned long long get_ticks(void)
  76. {
  77. return get_timer(0);
  78. }
  79. /*
  80. * This function is derived from PowerPC code (timebase clock frequency).
  81. * On ARM it returns the number of timer ticks per second.
  82. */
  83. ulong get_tbclk (void)
  84. {
  85. ulong tbclk;
  86. tbclk = CONFIG_SYS_HZ;
  87. return tbclk;
  88. }
  89. /*
  90. * Reset the cpu by setting up the watchdog timer and let him time out
  91. */
  92. void reset_cpu (ulong ignored)
  93. {
  94. /* Disable watchdog and set Time-Out field to 0 */
  95. WCR = 0x00000000;
  96. /* Write Service Sequence */
  97. WSR = 0x00005555;
  98. WSR = 0x0000AAAA;
  99. /* Enable watchdog */
  100. WCR = 0x00000001;
  101. while (1);
  102. /*NOTREACHED*/
  103. }
  104. #endif /* defined (CONFIG_IMX) */