mx31pdk.c 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100
  1. /*
  2. *
  3. * (C) Copyright 2009 Magnus Lilja <lilja.magnus@gmail.com>
  4. *
  5. * (c) 2007 Pengutronix, Sascha Hauer <s.hauer@pengutronix.de>
  6. *
  7. * See file CREDITS for list of people who contributed to this
  8. * project.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. #include <common.h>
  26. #include <netdev.h>
  27. #include <asm/arch/clock.h>
  28. #include <asm/arch/imx-regs.h>
  29. #include <watchdog.h>
  30. DECLARE_GLOBAL_DATA_PTR;
  31. #ifdef CONFIG_HW_WATCHDOG
  32. void hw_watchdog_reset(void)
  33. {
  34. mxc_hw_watchdog_reset();
  35. }
  36. #endif
  37. int dram_init(void)
  38. {
  39. /* dram_init must store complete ramsize in gd->ram_size */
  40. gd->ram_size = get_ram_size((volatile void *)CONFIG_SYS_SDRAM_BASE,
  41. PHYS_SDRAM_1_SIZE);
  42. return 0;
  43. }
  44. void dram_init_banksize(void)
  45. {
  46. gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  47. gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
  48. }
  49. int board_early_init_f(void)
  50. {
  51. /* CS5: CPLD incl. network controller */
  52. __REG(CSCR_U(5)) = 0x0000d843;
  53. __REG(CSCR_L(5)) = 0x22252521;
  54. __REG(CSCR_A(5)) = 0x22220a00;
  55. /* Setup UART1 and SPI2 pins */
  56. mx31_uart1_hw_init();
  57. mx31_spi2_hw_init();
  58. return 0;
  59. }
  60. int board_init(void)
  61. {
  62. gd->bd->bi_arch_number = MACH_TYPE_MX31_3DS; /* board id for linux */
  63. /* adress of boot parameters */
  64. gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
  65. return 0;
  66. }
  67. int board_late_init(void)
  68. {
  69. #ifdef CONFIG_HW_WATCHDOG
  70. mxc_hw_watchdog_enable();
  71. #endif
  72. return 0;
  73. }
  74. int checkboard(void)
  75. {
  76. printf("Board: MX31PDK\n");
  77. return 0;
  78. }
  79. int board_eth_init(bd_t *bis)
  80. {
  81. int rc = 0;
  82. #ifdef CONFIG_SMC911X
  83. rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
  84. #endif
  85. return rc;
  86. }