vcth.c 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. /*
  2. * (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License as
  6. * published by the Free Software Foundation; either version 2 of
  7. * the License, or (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  17. * MA 02111-1307 USA
  18. */
  19. #include <config.h>
  20. #include <common.h>
  21. #include <asm/io.h>
  22. #define UART_1_BASE 0xBF89C000
  23. #define UART_RBR_OFF 0x00 /* receiver buffer reg */
  24. #define UART_THR_OFF 0x00 /* transmit holding reg */
  25. #define UART_DLL_OFF 0x00 /* divisor latch low reg */
  26. #define UART_IER_OFF 0x04 /* interrupt enable reg */
  27. #define UART_DLH_OFF 0x04 /* receiver buffer reg */
  28. #define UART_FCR_OFF 0x08 /* fifo control register */
  29. #define UART_LCR_OFF 0x0c /* line control register */
  30. #define UART_MCR_OFF 0x10 /* modem control register */
  31. #define UART_LSR_OFF 0x14 /* line status register */
  32. #define UART_MSR_OFF 0x18 /* modem status register */
  33. #define UART_SCR_OFF 0x1c /* scratch pad register */
  34. #define UART_RCV_DATA_RDY 0x01 /* Data Received */
  35. #define UART_XMT_HOLD_EMPTY 0x20
  36. #define UART_TRANSMIT_EMPTY 0x40
  37. /* 7 bit on line control reg. enalbing rw to dll and dlh */
  38. #define UART_LCR_DLAB 0x0080
  39. #define UART___9600_BDR 0x84
  40. #define UART__19200_BDR 0x42
  41. #define UART_115200_BDR 0x08
  42. #define UART_DIS_ALL_INTER 0x00 /* disable all interrupts */
  43. #define UART_5DATA_BITS 0x0000 /* 5 [bits] 1.5 bits 2 */
  44. #define UART_6DATA_BITS 0x0001 /* 6 [bits] 1 bits 2 */
  45. #define UART_7DATA_BITS 0x0002 /* 7 [bits] 1 bits 2 */
  46. #define UART_8DATA_BITS 0x0003 /* 8 [bits] 1 bits 2 */
  47. static void vcth_uart_set_baud_rate(u32 address, u32 dh, u32 dl)
  48. {
  49. u32 val = __raw_readl(UART_1_BASE + UART_LCR_OFF);
  50. /* set 7 bit on 1 */
  51. val |= UART_LCR_DLAB;
  52. __raw_writel(val, UART_1_BASE + UART_LCR_OFF);
  53. __raw_writel(dl, UART_1_BASE + UART_DLL_OFF);
  54. __raw_writel(dh, UART_1_BASE + UART_DLH_OFF);
  55. /* set 7 bit on 0 */
  56. val &= ~UART_LCR_DLAB;
  57. __raw_writel(val, UART_1_BASE + UART_LCR_OFF);
  58. return;
  59. }
  60. int serial_init(void)
  61. {
  62. __raw_writel(UART_DIS_ALL_INTER, UART_1_BASE + UART_IER_OFF);
  63. vcth_uart_set_baud_rate(UART_1_BASE, 0, UART_115200_BDR);
  64. __raw_writel(UART_8DATA_BITS, UART_1_BASE + UART_LCR_OFF);
  65. return 0;
  66. }
  67. void serial_setbrg(void)
  68. {
  69. /*
  70. * Baudrate change not supported currently, fixed to 115200 baud
  71. */
  72. }
  73. void serial_putc(const char c)
  74. {
  75. if (c == '\n')
  76. serial_putc('\r');
  77. while (!(UART_XMT_HOLD_EMPTY & __raw_readl(UART_1_BASE + UART_LSR_OFF)))
  78. ;
  79. __raw_writel(c, UART_1_BASE + UART_THR_OFF);
  80. }
  81. void serial_puts(const char *s)
  82. {
  83. while (*s)
  84. serial_putc(*s++);
  85. }
  86. int serial_getc(void)
  87. {
  88. while (!(UART_RCV_DATA_RDY & __raw_readl(UART_1_BASE + UART_LSR_OFF)))
  89. ;
  90. return __raw_readl(UART_1_BASE + UART_RBR_OFF) & 0xff;
  91. }
  92. int serial_tstc(void)
  93. {
  94. if (!(UART_RCV_DATA_RDY & __raw_readl(UART_1_BASE + UART_LSR_OFF)))
  95. return 0;
  96. return 1;
  97. }