ADCIOP.h 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210
  1. /*
  2. * (C) Copyright 2001
  3. * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /*
  24. * board/config.h - configuration options, board specific
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. /*
  29. * High Level Configuration Options
  30. * (easy to change)
  31. */
  32. #define CONFIG_IOP480 1 /* This is a IOP480 CPU */
  33. #define CONFIG_ADCIOP 1 /* ...on a ADCIOP board */
  34. #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
  35. #define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
  36. #define CONFIG_CPUCLOCK 66
  37. #define CONFIG_BUSCLOCK (CONFIG_CPUCLOCK)
  38. #define CONFIG_BAUDRATE 9600
  39. #define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
  40. #define CONFIG_BOOTCOMMAND "bootm ffc00000" /* autoboot command */
  41. #undef CONFIG_BOOTARGS
  42. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  43. #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  44. #undef CONFIG_WATCHDOG /* watchdog disabled */
  45. #define CONFIG_PHY_ADDR 0 /* PHY address */
  46. #define CONFIG_IPADDR 10.0.18.222
  47. #define CONFIG_SERVERIP 10.0.18.190
  48. #define CONFIG_COMMANDS ( CONFIG_CMD_DFL | \
  49. CFG_CMD_DHCP | \
  50. CFG_CMD_IRQ | \
  51. CFG_CMD_ELF | \
  52. CFG_CMD_ASKENV )
  53. /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
  54. #include <cmd_confdefs.h>
  55. /*
  56. * Miscellaneous configurable options
  57. */
  58. #define CFG_LONGHELP /* undef to save memory */
  59. #define CFG_PROMPT "=> " /* Monitor Command Prompt */
  60. #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
  61. #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
  62. #else
  63. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  64. #endif
  65. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  66. #define CFG_MAXARGS 16 /* max number of command args */
  67. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  68. #define CFG_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
  69. #define CFG_MEMTEST_START 0x0400000 /* memtest works on */
  70. #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
  71. /* The following table includes the supported baudrates */
  72. #define CFG_BAUDRATE_TABLE \
  73. { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200 }
  74. #define CFG_LOAD_ADDR 0x100000 /* default load address */
  75. #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
  76. #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
  77. /*-----------------------------------------------------------------------
  78. * Definitions for initial stack pointer and data area (in DPRAM)
  79. */
  80. #define CFG_INIT_RAM_ADDR 0x00df0000 /* inside of SDRAM */
  81. #define CFG_INIT_RAM_END 0x0f00 /* End of used area in RAM */
  82. #define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
  83. #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
  84. #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
  85. /*-----------------------------------------------------------------------
  86. * Start addresses for the final memory configuration
  87. * (Set up by the startup code)
  88. * Please note that CFG_SDRAM_BASE _must_ start at 0
  89. */
  90. #define CFG_SDRAM_BASE 0x00000000
  91. #define CFG_FLASH_BASE 0xFFFD0000
  92. #define CFG_MONITOR_BASE CFG_FLASH_BASE
  93. #define CFG_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */
  94. #define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
  95. /*
  96. * For booting Linux, the board info and command line data
  97. * have to be in the first 8 MB of memory, since this is
  98. * the maximum mapped by the Linux kernel during initialization.
  99. */
  100. #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
  101. /*-----------------------------------------------------------------------
  102. * FLASH organization
  103. */
  104. #define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
  105. #define CFG_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
  106. #define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
  107. #define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
  108. #define CFG_FLASH_WORD_SIZE unsigned char /* flash word size (width) */
  109. #define CFG_FLASH_ADDR0 0x0AA9 /* 1st address for flash config cycles */
  110. #define CFG_FLASH_ADDR1 0x0556 /* 2nd address for flash config cycles */
  111. /*
  112. * The following defines are added for buggy IOP480 byte interface.
  113. * All other boards should use the standard values (CPCI405 etc.)
  114. */
  115. #define CFG_FLASH_READ0 0x0002 /* 0 is standard */
  116. #define CFG_FLASH_READ1 0x0000 /* 1 is standard */
  117. #define CFG_FLASH_READ2 0x0004 /* 2 is standard */
  118. #define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
  119. #if 1 /* Use NVRAM for environment variables */
  120. /*-----------------------------------------------------------------------
  121. * NVRAM organization
  122. */
  123. #define CFG_ENV_IS_IN_NVRAM 1 /* use NVRAM for environment vars */
  124. #define CFG_NVRAM_BASE_ADDR 0x10000000 /* NVRAM base address */
  125. #define CFG_NVRAM_SIZE (32*1024) /* NVRAM size */
  126. #define CFG_ENV_SIZE 0x0400 /* Size of Environment vars */
  127. #define CFG_ENV_ADDR \
  128. (CFG_NVRAM_BASE_ADDR+CFG_NVRAM_SIZE-CFG_ENV_SIZE) /* Env */
  129. #define CFG_VXWORKS_MAC_PTR (CFG_NVRAM_BASE_ADDR+0x7800) /* VxWorks eth-addr*/
  130. #else /* Use FLASH for environment variables */
  131. #define CFG_ENV_IS_IN_FLASH 1
  132. #define CFG_ENV_OFFSET 0x00010000 /* Offset of Environment Sector */
  133. #define CFG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
  134. #define CFG_ENV_SECT_SIZE 0x8000 /* see README - env sector total size */
  135. #endif
  136. /*-----------------------------------------------------------------------
  137. * PCI stuff
  138. */
  139. #define CONFIG_PCI /* include pci support */
  140. #undef CONFIG_PCI_PNP
  141. #define CONFIG_NET_MULTI /* Multi ethernet cards support */
  142. #define CONFIG_TULIP
  143. #define CFG_ETH_DEV_FN 0x0000
  144. #define CFG_ETH_IOBASE 0x0fff0000
  145. /*-----------------------------------------------------------------------
  146. * Cache Configuration
  147. */
  148. #define CFG_DCACHE_SIZE 2048 /* For PLX IOP480 */
  149. #define CFG_CACHELINE_SIZE 16 /* For AMCC 401/403 CPUs */
  150. #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
  151. #define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
  152. #endif
  153. /*
  154. * Init Memory Controller:
  155. *
  156. * BR0/1 and OR0/1 (FLASH)
  157. */
  158. #define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
  159. #define FLASH_BASE1_PRELIM 0xFFE00000 /* FLASH bank #1 */
  160. /*
  161. * Internal Definitions
  162. *
  163. * Boot Flags
  164. */
  165. #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
  166. #define BOOTFLAG_WARM 0x02 /* Software reboot */
  167. #endif /* __CONFIG_H */