omap3_pandora.h 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279
  1. /*
  2. * (C) Copyright 2008-2010
  3. * Gražvydas Ignotas <notasas@gmail.com>
  4. *
  5. * Configuration settings for the OMAP3 Pandora.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #ifndef __CONFIG_H
  23. #define __CONFIG_H
  24. /*
  25. * High Level Configuration Options
  26. */
  27. #define CONFIG_OMAP 1 /* in a TI OMAP core */
  28. #define CONFIG_OMAP34XX 1 /* which is a 34XX */
  29. #define CONFIG_OMAP3_PANDORA 1 /* working with pandora */
  30. #define CONFIG_SDRC /* The chip has SDRC controller */
  31. #include <asm/arch/cpu.h> /* get chip and board defs */
  32. #include <asm/arch/omap3.h>
  33. /*
  34. * Display CPU and Board information
  35. */
  36. #define CONFIG_DISPLAY_CPUINFO 1
  37. #define CONFIG_DISPLAY_BOARDINFO 1
  38. /* Clock Defines */
  39. #define V_OSCK 26000000 /* Clock output from T2 */
  40. #define V_SCLK (V_OSCK >> 1)
  41. #undef CONFIG_USE_IRQ /* no support for IRQs */
  42. #define CONFIG_MISC_INIT_R
  43. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  44. #define CONFIG_SETUP_MEMORY_TAGS 1
  45. #define CONFIG_INITRD_TAG 1
  46. #define CONFIG_REVISION_TAG 1
  47. #define CONFIG_OF_LIBFDT 1
  48. /*
  49. * Size of malloc() pool
  50. */
  51. #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
  52. #define CONFIG_SYS_MALLOC_LEN (1024 * 1024 + CONFIG_ENV_SIZE)
  53. /*
  54. * Hardware drivers
  55. */
  56. #define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
  57. #define CONFIG_SYS_DEVICE_NULLDEV 1
  58. /* USB */
  59. #define CONFIG_MUSB_UDC 1
  60. #define CONFIG_USB_OMAP3 1
  61. #define CONFIG_TWL4030_USB 1
  62. /* USB device configuration */
  63. #define CONFIG_USB_DEVICE 1
  64. #define CONFIG_USB_TTY 1
  65. /*
  66. * NS16550 Configuration
  67. */
  68. #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
  69. #define CONFIG_SYS_NS16550
  70. #define CONFIG_SYS_NS16550_SERIAL
  71. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  72. #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
  73. /*
  74. * select serial console configuration
  75. */
  76. #define CONFIG_CONS_INDEX 3
  77. #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
  78. #define CONFIG_SERIAL3 3
  79. /* allow to overwrite serial and ethaddr */
  80. #define CONFIG_ENV_OVERWRITE
  81. #define CONFIG_BAUDRATE 115200
  82. #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, \
  83. 115200}
  84. #define CONFIG_GENERIC_MMC 1
  85. #define CONFIG_MMC 1
  86. #define CONFIG_OMAP_HSMMC 1
  87. #define CONFIG_DOS_PARTITION 1
  88. /* DDR - I use Micron DDR */
  89. #define CONFIG_OMAP3_MICRON_DDR 1
  90. /* commands to include */
  91. #include <config_cmd_default.h>
  92. #define CONFIG_CMD_EXT2 /* EXT2 Support */
  93. #define CONFIG_CMD_FAT /* FAT support */
  94. #define CONFIG_CMD_I2C /* I2C serial bus support */
  95. #define CONFIG_CMD_MMC /* MMC support */
  96. #define CONFIG_CMD_NAND /* NAND support */
  97. #define CONFIG_CMD_CACHE /* Cache control */
  98. #undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
  99. #undef CONFIG_CMD_FPGA /* FPGA configuration Support */
  100. #undef CONFIG_CMD_IMI /* iminfo */
  101. #undef CONFIG_CMD_IMLS /* List all found images */
  102. #undef CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
  103. #undef CONFIG_CMD_NFS /* NFS support */
  104. #define CONFIG_SYS_NO_FLASH
  105. #define CONFIG_HARD_I2C 1
  106. #define CONFIG_SYS_I2C_SPEED 100000
  107. #define CONFIG_SYS_I2C_SLAVE 1
  108. #define CONFIG_SYS_I2C_BUS 0
  109. #define CONFIG_SYS_I2C_BUS_SELECT 1
  110. #define CONFIG_DRIVER_OMAP34XX_I2C 1
  111. /*
  112. * TWL4030
  113. */
  114. #define CONFIG_TWL4030_POWER 1
  115. #define CONFIG_TWL4030_LED 1
  116. /*
  117. * Board NAND Info.
  118. */
  119. #define CONFIG_NAND_OMAP_GPMC
  120. #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
  121. /* to access nand */
  122. #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
  123. /* to access nand */
  124. /* at CS0 */
  125. #define GPMC_NAND_ECC_LP_x16_LAYOUT 1
  126. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
  127. /* devices */
  128. #ifdef CONFIG_CMD_NAND
  129. #define CONFIG_CMD_MTDPARTS
  130. #define CONFIG_MTD_PARTITIONS
  131. #define CONFIG_MTD_DEVICE
  132. #define CONFIG_CMD_UBI
  133. #define CONFIG_CMD_UBIFS
  134. #define CONFIG_RBTREE
  135. #define CONFIG_LZO
  136. #define MTDIDS_DEFAULT "nand0=nand"
  137. #define MTDPARTS_DEFAULT "mtdparts=nand:512k(xloader),"\
  138. "1920k(uboot),128k(uboot-env),"\
  139. "10m(boot),-(rootfs)"
  140. #else
  141. #define MTDPARTS_DEFAULT
  142. #endif
  143. /* Environment information */
  144. #define CONFIG_BOOTDELAY 1
  145. #define CONFIG_EXTRA_ENV_SETTINGS \
  146. "usbtty=cdc_acm\0" \
  147. "loadaddr=0x82000000\0" \
  148. "bootargs=ubi.mtd=4 ubi.mtd=3 root=ubi0:rootfs rootfstype=ubifs " \
  149. "rw rootflags=bulk_read console=ttyS0,115200n8 " \
  150. "vram=6272K omapfb.vram=0:3000K\0" \
  151. "mtdparts=" MTDPARTS_DEFAULT "\0" \
  152. #define CONFIG_BOOTCOMMAND \
  153. "if mmc rescan && fatload mmc1 0 ${loadaddr} autoboot.scr || " \
  154. "ext2load mmc1 0 ${loadaddr} autoboot.scr; then " \
  155. "source ${loadaddr}; " \
  156. "fi; " \
  157. "ubi part boot && ubifsmount boot && ubifsload ${loadaddr} uImage && bootm ${loadaddr}"
  158. #define CONFIG_AUTO_COMPLETE 1
  159. /*
  160. * Miscellaneous configurable options
  161. */
  162. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  163. #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
  164. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  165. #define CONFIG_SYS_PROMPT "Pandora # "
  166. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  167. /* Print Buffer Size */
  168. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  169. sizeof(CONFIG_SYS_PROMPT) + 16)
  170. #define CONFIG_SYS_MAXARGS 16 /* max number of command */
  171. /* args */
  172. /* Boot Argument Buffer Size */
  173. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  174. /* memtest works on */
  175. #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
  176. #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
  177. 0x01F00000) /* 31MB */
  178. #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
  179. /* address */
  180. /*
  181. * OMAP3 has 12 GP timers, they can be driven by the system clock
  182. * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
  183. * This rate is divided by a local divisor.
  184. */
  185. #define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
  186. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  187. #define CONFIG_SYS_HZ 1000
  188. /*-----------------------------------------------------------------------
  189. * Stack sizes
  190. *
  191. * The stack sizes are set up in start.S using the settings below
  192. */
  193. #define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
  194. #ifdef CONFIG_USE_IRQ
  195. #define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack 4 KiB */
  196. #define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack 4 KiB */
  197. #endif
  198. /*-----------------------------------------------------------------------
  199. * Physical Memory Map
  200. */
  201. #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
  202. #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
  203. #define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
  204. #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
  205. #define CONFIG_SYS_TEXT_BASE 0x80008000
  206. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  207. #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
  208. #define CONFIG_SYS_INIT_RAM_SIZE 0x800
  209. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  210. CONFIG_SYS_INIT_RAM_SIZE - \
  211. GENERATED_GBL_DATA_SIZE)
  212. /*-----------------------------------------------------------------------
  213. * FLASH and environment organization
  214. */
  215. /* **** PISMO SUPPORT *** */
  216. /* Configure the PISMO */
  217. #define PISMO1_NAND_SIZE GPMC_SIZE_128M
  218. #define PISMO1_ONEN_SIZE GPMC_SIZE_128M
  219. #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
  220. #if defined(CONFIG_CMD_NAND)
  221. #define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE
  222. #endif
  223. /* Monitor at start of flash */
  224. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
  225. #define CONFIG_ENV_IS_IN_NAND 1
  226. #define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
  227. #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
  228. #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
  229. #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
  230. #define CONFIG_SYS_CACHELINE_SIZE 64
  231. #endif /* __CONFIG_H */