Home Explore Help
Register Sign In
phyus
/
uboot-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 03e08d7cf6
Branches Tags
uboot-vybrid_pu...
/
arch
/
arm
/
include
/
asm
/
arch-davinci
/
timer_defs.h

timer_defs.h 1.8 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960 
  1. /*
    2. 

  2.  * Copyright (C) 2011 DENX Software Engineering GmbH
    3. 

  3.  * Heiko Schocher <hs@denx.de>
    4. 

  4.  *
    5. 

  5.  * See file CREDITS for list of people who contributed to this
    6. 

  6.  * project.
    7. 

  7.  *
    8. 

  8.  * This program is free software; you can redistribute it and/or
    9. 

  9.  * modify it under the terms of the GNU General Public License as
    10. 

  10.  * published by the Free Software Foundation; either version 2 of
    11. 

  11.  * the License, or (at your option) any later version.
    12. 

  12.  *
    13. 

  13.  * This program is distributed in the hope that it will be useful,
    14. 

  14.  * but WITHOUT ANY WARRANTY; without even the implied warranty of
    15. 

  15.  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    16. 

  16.  * GNU General Public License for more details.
    17. 

  17.  *
    18. 

  18.  * You should have received a copy of the GNU General Public License
    19. 

  19.  * along with this program; if not, write to the Free Software
    20. 

  20.  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
    21. 

  21.  * MA 02111-1307 USA
    22. 

  22.  */
    23. 

  23. #ifndef _TIMER_DEFS_H_
    24. 

  24. #define _TIMER_DEFS_H_
    25. 

  25. 

  26. struct davinci_timer {
    27. 

  27. 	u_int32_t	pid12;
    28. 

  28. 	u_int32_t	emumgt;
    29. 

  29. 	u_int32_t	na1;
    30. 

  30. 	u_int32_t	na2;
    31. 

  31. 	u_int32_t	tim12;
    32. 

  32. 	u_int32_t	tim34;
    33. 

  33. 	u_int32_t	prd12;
    34. 

  34. 	u_int32_t	prd34;
    35. 

  35. 	u_int32_t	tcr;
    36. 

  36. 	u_int32_t	tgcr;
    37. 

  37. 	u_int32_t	wdtcr;
    38. 

  38. };
    39. 

  39. 

  40. #define DV_TIMER_TCR_ENAMODE_MASK		3
    41. 

  41. 

  42. #define DV_TIMER_TCR_ENAMODE12_SHIFT		6
    43. 

  43. #define DV_TIMER_TCR_CLKSRC12_SHIFT		8
    44. 

  44. #define DV_TIMER_TCR_READRSTMODE12_SHIFT	10
    45. 

  45. #define DV_TIMER_TCR_CAPMODE12_SHIFT		11
    46. 

  46. #define DV_TIMER_TCR_CAPVTMODE12_SHIFT		12
    47. 

  47. #define DV_TIMER_TCR_ENAMODE34_SHIFT		22
    48. 

  48. #define DV_TIMER_TCR_CLKSRC34_SHIFT		24
    49. 

  49. #define DV_TIMER_TCR_READRSTMODE34_SHIFT	26
    50. 

  50. #define DV_TIMER_TCR_CAPMODE34_SHIFT		27
    51. 

  51. #define DV_TIMER_TCR_CAPEVTMODE12_SHIFT		28
    52. 

  52. 

  53. #define DV_WDT_ENABLE_SYS_RESET		0x00020000
    54. 

  54. #define DV_WDT_TRIGGER_SYS_RESET	0x00020002
    55. 

  55. 

  56. #ifdef CONFIG_HW_WATCHDOG
    57. 

  57. void davinci_hw_watchdog_enable(void);
    58. 

  58. void davinci_hw_watchdog_reset(void);
    59. 

  59. #endif
    60. 

  60. #endif /* _TIMER_DEFS_H_ */
    61.