123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347 |
- /******************************************************************************
- *
- * Author: Xilinx, Inc.
- *
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of the GNU General Public License as published by the
- * Free Software Foundation; either version 2 of the License, or (at your
- * option) any later version.
- *
- *
- * XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" AS A
- * COURTESY TO YOU. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION AS
- * ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD,
- * XILINX IS MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE
- * FROM ANY CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING
- * ANY THIRD PARTY RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.
- * XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO
- * THE ADEQUACY OF THE IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY
- * WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM
- * CLAIMS OF INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND
- * FITNESS FOR A PARTICULAR PURPOSE.
- *
- *
- * Xilinx hardware products are not intended for use in life support
- * appliances, devices, or systems. Use in such applications is
- * expressly prohibited.
- *
- *
- * (c) Copyright 2002-2004 Xilinx Inc.
- * All rights reserved.
- *
- *
- * You should have received a copy of the GNU General Public License along
- * with this program; if not, write to the Free Software Foundation, Inc.,
- * 675 Mass Ave, Cambridge, MA 02139, USA.
- *
- ******************************************************************************/
- /*****************************************************************************/
- /**
- *
- * @file xstatus.h
- *
- * This file contains Xilinx software status codes. Status codes have their
- * own data type called XStatus. These codes are used throughout the Xilinx
- * device drivers.
- *
- ******************************************************************************/
- #ifndef XSTATUS_H /* prevent circular inclusions */
- #define XSTATUS_H /* by using protection macros */
- /***************************** Include Files *********************************/
- #include "xbasic_types.h"
- /************************** Constant Definitions *****************************/
- /*********************** Common statuses 0 - 500 *****************************/
- #define XST_SUCCESS 0L
- #define XST_FAILURE 1L
- #define XST_DEVICE_NOT_FOUND 2L
- #define XST_DEVICE_BLOCK_NOT_FOUND 3L
- #define XST_INVALID_VERSION 4L
- #define XST_DEVICE_IS_STARTED 5L
- #define XST_DEVICE_IS_STOPPED 6L
- #define XST_FIFO_ERROR 7L /* an error occurred during an
- operation with a FIFO such as
- an underrun or overrun, this
- error requires the device to
- be reset */
- #define XST_RESET_ERROR 8L /* an error occurred which requires
- the device to be reset */
- #define XST_DMA_ERROR 9L /* a DMA error occurred, this error
- typically requires the device
- using the DMA to be reset */
- #define XST_NOT_POLLED 10L /* the device is not configured for
- polled mode operation */
- #define XST_FIFO_NO_ROOM 11L /* a FIFO did not have room to put
- the specified data into */
- #define XST_BUFFER_TOO_SMALL 12L /* the buffer is not large enough
- to hold the expected data */
- #define XST_NO_DATA 13L /* there was no data available */
- #define XST_REGISTER_ERROR 14L /* a register did not contain the
- expected value */
- #define XST_INVALID_PARAM 15L /* an invalid parameter was passed
- into the function */
- #define XST_NOT_SGDMA 16L /* the device is not configured for
- scatter-gather DMA operation */
- #define XST_LOOPBACK_ERROR 17L /* a loopback test failed */
- #define XST_NO_CALLBACK 18L /* a callback has not yet been
- * registered */
- #define XST_NO_FEATURE 19L /* device is not configured with
- * the requested feature */
- #define XST_NOT_INTERRUPT 20L /* device is not configured for
- * interrupt mode operation */
- #define XST_DEVICE_BUSY 21L /* device is busy */
- #define XST_ERROR_COUNT_MAX 22L /* the error counters of a device
- * have maxed out */
- #define XST_IS_STARTED 23L /* used when part of device is
- * already started i.e.
- * sub channel */
- #define XST_IS_STOPPED 24L /* used when part of device is
- * already stopped i.e.
- * sub channel */
- /***************** Utility Component statuses 401 - 500 *********************/
- #define XST_MEMTEST_FAILED 401L /* memory test failed */
- /***************** Common Components statuses 501 - 1000 *********************/
- /********************* Packet Fifo statuses 501 - 510 ************************/
- #define XST_PFIFO_LACK_OF_DATA 501L /* not enough data in FIFO */
- #define XST_PFIFO_NO_ROOM 502L /* not enough room in FIFO */
- #define XST_PFIFO_BAD_REG_VALUE 503L /* self test, a register value
- was invalid after reset */
- /************************** DMA statuses 511 - 530 ***************************/
- #define XST_DMA_TRANSFER_ERROR 511L /* self test, DMA transfer
- failed */
- #define XST_DMA_RESET_REGISTER_ERROR 512L /* self test, a register value
- was invalid after reset */
- #define XST_DMA_SG_LIST_EMPTY 513L /* scatter gather list contains
- no buffer descriptors ready
- to be processed */
- #define XST_DMA_SG_IS_STARTED 514L /* scatter gather not stopped */
- #define XST_DMA_SG_IS_STOPPED 515L /* scatter gather not running */
- #define XST_DMA_SG_LIST_FULL 517L /* all the buffer desciptors of
- the scatter gather list are
- being used */
- #define XST_DMA_SG_BD_LOCKED 518L /* the scatter gather buffer
- descriptor which is to be
- copied over in the scatter
- list is locked */
- #define XST_DMA_SG_NOTHING_TO_COMMIT 519L /* no buffer descriptors have been
- put into the scatter gather
- list to be commited */
- #define XST_DMA_SG_COUNT_EXCEEDED 521L /* the packet count threshold
- specified was larger than the
- total # of buffer descriptors
- in the scatter gather list */
- #define XST_DMA_SG_LIST_EXISTS 522L /* the scatter gather list has
- already been created */
- #define XST_DMA_SG_NO_LIST 523L /* no scatter gather list has
- been created */
- #define XST_DMA_SG_BD_NOT_COMMITTED 524L /* the buffer descriptor which was
- being started was not committed
- to the list */
- #define XST_DMA_SG_NO_DATA 525L /* the buffer descriptor to start
- has already been used by the
- hardware so it can't be reused
- */
- /************************** IPIF statuses 531 - 550 ***************************/
- #define XST_IPIF_REG_WIDTH_ERROR 531L /* an invalid register width
- was passed into the function */
- #define XST_IPIF_RESET_REGISTER_ERROR 532L /* the value of a register at
- reset was not valid */
- #define XST_IPIF_DEVICE_STATUS_ERROR 533L /* a write to the device interrupt
- status register did not read
- back correctly */
- #define XST_IPIF_DEVICE_ACK_ERROR 534L /* the device interrupt status
- register did not reset when
- acked */
- #define XST_IPIF_DEVICE_ENABLE_ERROR 535L /* the device interrupt enable
- register was not updated when
- other registers changed */
- #define XST_IPIF_IP_STATUS_ERROR 536L /* a write to the IP interrupt
- status register did not read
- back correctly */
- #define XST_IPIF_IP_ACK_ERROR 537L /* the IP interrupt status register
- did not reset when acked */
- #define XST_IPIF_IP_ENABLE_ERROR 538L /* IP interrupt enable register was
- not updated correctly when other
- registers changed */
- #define XST_IPIF_DEVICE_PENDING_ERROR 539L /* The device interrupt pending
- register did not indicate the
- expected value */
- #define XST_IPIF_DEVICE_ID_ERROR 540L /* The device interrupt ID register
- did not indicate the expected
- value */
- /****************** Device specific statuses 1001 - 4095 *********************/
- /********************* Ethernet statuses 1001 - 1050 *************************/
- #define XST_EMAC_MEMORY_SIZE_ERROR 1001L /* Memory space is not big enough
- * to hold the minimum number of
- * buffers or descriptors */
- #define XST_EMAC_MEMORY_ALLOC_ERROR 1002L /* Memory allocation failed */
- #define XST_EMAC_MII_READ_ERROR 1003L /* MII read error */
- #define XST_EMAC_MII_BUSY 1004L /* An MII operation is in progress */
- #define XST_EMAC_OUT_OF_BUFFERS 1005L /* Adapter is out of buffers */
- #define XST_EMAC_PARSE_ERROR 1006L /* Invalid adapter init string */
- #define XST_EMAC_COLLISION_ERROR 1007L /* Excess deferral or late
- * collision on polled send */
- /*********************** UART statuses 1051 - 1075 ***************************/
- #define XST_UART
- #define XST_UART_INIT_ERROR 1051L
- #define XST_UART_START_ERROR 1052L
- #define XST_UART_CONFIG_ERROR 1053L
- #define XST_UART_TEST_FAIL 1054L
- #define XST_UART_BAUD_ERROR 1055L
- #define XST_UART_BAUD_RANGE 1056L
- /************************ IIC statuses 1076 - 1100 ***************************/
- #define XST_IIC_SELFTEST_FAILED 1076 /* self test failed */
- #define XST_IIC_BUS_BUSY 1077 /* bus found busy */
- #define XST_IIC_GENERAL_CALL_ADDRESS 1078 /* mastersend attempted with */
- /* general call address */
- #define XST_IIC_STAND_REG_RESET_ERROR 1079 /* A non parameterizable reg */
- /* value after reset not valid */
- #define XST_IIC_TX_FIFO_REG_RESET_ERROR 1080 /* Tx fifo included in design */
- /* value after reset not valid */
- #define XST_IIC_RX_FIFO_REG_RESET_ERROR 1081 /* Rx fifo included in design */
- /* value after reset not valid */
- #define XST_IIC_TBA_REG_RESET_ERROR 1082 /* 10 bit addr incl in design */
- /* value after reset not valid */
- #define XST_IIC_CR_READBACK_ERROR 1083 /* Read of the control register */
- /* didn't return value written */
- #define XST_IIC_DTR_READBACK_ERROR 1084 /* Read of the data Tx reg */
- /* didn't return value written */
- #define XST_IIC_DRR_READBACK_ERROR 1085 /* Read of the data Receive reg */
- /* didn't return value written */
- #define XST_IIC_ADR_READBACK_ERROR 1086 /* Read of the data Tx reg */
- /* didn't return value written */
- #define XST_IIC_TBA_READBACK_ERROR 1087 /* Read of the 10 bit addr reg */
- /* didn't return written value */
- #define XST_IIC_NOT_SLAVE 1088 /* The device isn't a slave */
- /*********************** ATMC statuses 1101 - 1125 ***************************/
- #define XST_ATMC_ERROR_COUNT_MAX 1101L /* the error counters in the ATM
- controller hit the max value
- which requires the statistics
- to be cleared */
- /*********************** Flash statuses 1126 - 1150 **************************/
- #define XST_FLASH_BUSY 1126L /* Flash is erasing or programming */
- #define XST_FLASH_READY 1127L /* Flash is ready for commands */
- #define XST_FLASH_ERROR 1128L /* Flash had detected an internal
- error. Use XFlash_DeviceControl
- to retrieve device specific codes */
- #define XST_FLASH_ERASE_SUSPENDED 1129L /* Flash is in suspended erase state */
- #define XST_FLASH_WRITE_SUSPENDED 1130L /* Flash is in suspended write state */
- #define XST_FLASH_PART_NOT_SUPPORTED 1131L /* Flash type not supported by
- driver */
- #define XST_FLASH_NOT_SUPPORTED 1132L /* Operation not supported */
- #define XST_FLASH_TOO_MANY_REGIONS 1133L /* Too many erase regions */
- #define XST_FLASH_TIMEOUT_ERROR 1134L /* Programming or erase operation
- aborted due to a timeout */
- #define XST_FLASH_ADDRESS_ERROR 1135L /* Accessed flash outside its
- addressible range */
- #define XST_FLASH_ALIGNMENT_ERROR 1136L /* Write alignment error */
- #define XST_FLASH_BLOCKING_CALL_ERROR 1137L /* Couldn't return immediately from
- write/erase function with
- XFL_NON_BLOCKING_WRITE/ERASE
- option cleared */
- #define XST_FLASH_CFI_QUERY_ERROR 1138L /* Failed to query the device */
- /*********************** SPI statuses 1151 - 1175 ****************************/
- #define XST_SPI_MODE_FAULT 1151 /* master was selected as slave */
- #define XST_SPI_TRANSFER_DONE 1152 /* data transfer is complete */
- #define XST_SPI_TRANSMIT_UNDERRUN 1153 /* slave underruns transmit register */
- #define XST_SPI_RECEIVE_OVERRUN 1154 /* device overruns receive register */
- #define XST_SPI_NO_SLAVE 1155 /* no slave has been selected yet */
- #define XST_SPI_TOO_MANY_SLAVES 1156 /* more than one slave is being
- * selected */
- #define XST_SPI_NOT_MASTER 1157 /* operation is valid only as master */
- #define XST_SPI_SLAVE_ONLY 1158 /* device is configured as slave-only */
- #define XST_SPI_SLAVE_MODE_FAULT 1159 /* slave was selected while disabled */
- /********************** OPB Arbiter statuses 1176 - 1200 *********************/
- #define XST_OPBARB_INVALID_PRIORITY 1176 /* the priority registers have either
- * one master assigned to two or more
- * priorities, or one master not
- * assigned to any priority
- */
- #define XST_OPBARB_NOT_SUSPENDED 1177 /* an attempt was made to modify the
- * priority levels without first
- * suspending the use of priority
- * levels
- */
- #define XST_OPBARB_PARK_NOT_ENABLED 1178 /* bus parking by id was enabled but
- * bus parking was not enabled
- */
- #define XST_OPBARB_NOT_FIXED_PRIORITY 1179 /* the arbiter must be in fixed
- * priority mode to allow the
- * priorities to be changed
- */
- /************************ Intc statuses 1201 - 1225 **************************/
- #define XST_INTC_FAIL_SELFTEST 1201 /* self test failed */
- #define XST_INTC_CONNECT_ERROR 1202 /* interrupt already in use */
- /********************** TmrCtr statuses 1226 - 1250 **************************/
- #define XST_TMRCTR_TIMER_FAILED 1226 /* self test failed */
- /********************** WdtTb statuses 1251 - 1275 ***************************/
- #define XST_WDTTB_TIMER_FAILED 1251L
- /********************** PlbArb statuses 1276 - 1300 **************************/
- #define XST_PLBARB_FAIL_SELFTEST 1276L
- /********************** Plb2Opb statuses 1301 - 1325 *************************/
- #define XST_PLB2OPB_FAIL_SELFTEST 1301L
- /********************** Opb2Plb statuses 1326 - 1350 *************************/
- #define XST_OPB2PLB_FAIL_SELFTEST 1326L
- /********************** SysAce statuses 1351 - 1360 **************************/
- #define XST_SYSACE_NO_LOCK 1351L /* No MPU lock has been granted */
- /********************** PCI Bridge statuses 1361 - 1375 **********************/
- #define XST_PCI_INVALID_ADDRESS 1361L
- /**************************** Type Definitions *******************************/
- /**
- * The status typedef.
- */
- typedef u32 XStatus;
- /***************** Macros (Inline Functions) Definitions *********************/
- /************************** Function Prototypes ******************************/
- #endif /* end of protection macro */
|