r2dplus.c 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. /*
  2. * Copyright (C) 2007,2008
  3. * Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <ide.h>
  25. #include <asm/processor.h>
  26. #include <asm/io.h>
  27. #include <asm/pci.h>
  28. int checkboard(void)
  29. {
  30. puts("BOARD: Renesas Solutions R2D Plus\n");
  31. return 0;
  32. }
  33. int board_init(void)
  34. {
  35. return 0;
  36. }
  37. int dram_init(void)
  38. {
  39. DECLARE_GLOBAL_DATA_PTR;
  40. gd->bd->bi_memstart = CFG_SDRAM_BASE;
  41. gd->bd->bi_memsize = CFG_SDRAM_SIZE;
  42. printf("DRAM: %dMB\n", CFG_SDRAM_SIZE / (1024 * 1024));
  43. return 0;
  44. }
  45. int board_late_init(void)
  46. {
  47. return 0;
  48. }
  49. #define FPGA_BASE 0xA4000000
  50. #define FPGA_CFCTL (FPGA_BASE + 0x04)
  51. #define CFCTL_EN (0x432)
  52. #define FPGA_CFPOW (FPGA_BASE + 0x06)
  53. #define CFPOW_ON (0x02)
  54. #define FPGA_CFCDINTCLR (FPGA_BASE + 0x2A)
  55. #define CFCDINTCLR_EN (0x01)
  56. void ide_set_reset(int idereset)
  57. {
  58. /* if reset = 1 IDE reset will be asserted */
  59. if (idereset) {
  60. outw(CFCTL_EN, FPGA_CFCTL); /* CF enable */
  61. outw(inw(FPGA_CFPOW)|CFPOW_ON, FPGA_CFPOW); /* Power OM */
  62. outw(CFCDINTCLR_EN, FPGA_CFCDINTCLR); /* Int clear */
  63. }
  64. }
  65. static struct pci_controller hose;
  66. void pci_init_board(void)
  67. {
  68. pci_sh7751_init(&hose);
  69. }