This website works better with JavaScript
Home
Explore
Help
Register
Sign In
phyus
/
uboot-vybrid_public
Watch
8
Star
0
Fork
0
Files
Issues
0
Pull Requests
0
Wiki
Tree:
7008d26a40
Branches
Tags
master
phyCORE-Vybrid-PD15.1-rc1
vphyCORE-Vybrid-PD15.1-rc1
Commit History
Find
Author
SHA1
Message
Date
Ed Swarthout
7008d26a40
fsl ddr skip interleaving if not supported.
16 years ago
Haiying Wang
c9ffd839b1
Check DDR interleaving mode
16 years ago
Haiying Wang
dfb49108e4
Pass dimm parameters to populate populate controller options
16 years ago
Kumar Gala
58e5e9aff1
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
16 years ago