|
@@ -36,42 +36,80 @@
|
|
|
/*
|
|
|
* High Level Configuration Options
|
|
|
*/
|
|
|
-#define CONFIG_OMAP 1 /* in a TI OMAP core */
|
|
|
-#define CONFIG_OMAP34XX 1 /* which is a 34XX */
|
|
|
-#define CONFIG_OMAP3430 1 /* which is in a 3430 */
|
|
|
-#define CONFIG_OMAP3_EVM 1 /* working with EVM */
|
|
|
+#define CONFIG_OMAP /* This is TI OMAP core */
|
|
|
+#define CONFIG_OMAP34XX /* belonging to 34XX family */
|
|
|
+#define CONFIG_OMAP3430 /* which is in a 3430 */
|
|
|
|
|
|
-#define CONFIG_SDRC /* The chip has SDRC controller */
|
|
|
+#define CONFIG_SDRC /* The chip has SDRC controller */
|
|
|
|
|
|
-#include <asm/arch/cpu.h> /* get chip and board defs */
|
|
|
-#include <asm/arch/omap3.h>
|
|
|
+#define CONFIG_OMAP3_EVM /* This is a OMAP3 EVM */
|
|
|
+#define CONFIG_OMAP3_MICRON_DDR /* with MICRON DDR part */
|
|
|
+#define CONFIG_TWL4030_POWER /* with TWL4030 PMIC */
|
|
|
|
|
|
/*
|
|
|
- * Display CPU and Board information
|
|
|
+ * Get cpu and chip specific definitions
|
|
|
*/
|
|
|
-#define CONFIG_DISPLAY_CPUINFO 1
|
|
|
-#define CONFIG_DISPLAY_BOARDINFO 1
|
|
|
+#include <asm/arch/cpu.h>
|
|
|
+#include <asm/arch/omap3.h>
|
|
|
+
|
|
|
+#undef CONFIG_USE_IRQ /* no support for IRQs */
|
|
|
|
|
|
-/* Clock Defines */
|
|
|
+/*
|
|
|
+ * Clock related definitions
|
|
|
+ */
|
|
|
#define V_OSCK 26000000 /* Clock output from T2 */
|
|
|
#define V_SCLK (V_OSCK >> 1)
|
|
|
|
|
|
-#undef CONFIG_USE_IRQ /* no support for IRQs */
|
|
|
-#define CONFIG_MISC_INIT_R
|
|
|
+/*
|
|
|
+ * OMAP3 has 12 GP timers, they can be driven by the system clock
|
|
|
+ * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
|
|
|
+ * This rate is divided by a local divisor.
|
|
|
+ */
|
|
|
+#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
|
|
|
+#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
|
|
|
+#define CONFIG_SYS_HZ 1000
|
|
|
+
|
|
|
+/* Size of environment - 128KB */
|
|
|
+#define CONFIG_ENV_SIZE (128 << 10)
|
|
|
|
|
|
-#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
|
|
|
-#define CONFIG_SETUP_MEMORY_TAGS 1
|
|
|
-#define CONFIG_INITRD_TAG 1
|
|
|
-#define CONFIG_REVISION_TAG 1
|
|
|
+/* Size of malloc pool */
|
|
|
+#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
|
|
|
|
|
|
/*
|
|
|
- * Size of malloc() pool
|
|
|
+ * Stack sizes
|
|
|
+ *
|
|
|
+ * The stack sizes are set up in start.S using the settings below
|
|
|
*/
|
|
|
-#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
|
|
|
- /* Sector */
|
|
|
-#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
|
|
|
+#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
|
|
|
+#ifdef CONFIG_USE_IRQ
|
|
|
+#define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack 4 KiB */
|
|
|
+#define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack 4 KiB */
|
|
|
+#endif
|
|
|
+
|
|
|
/*
|
|
|
+ * Physical Memory Map
|
|
|
+ * Note 1: CS1 may or may not be populated
|
|
|
+ * Note 2: SDRAM size is expected to be at least 32MB
|
|
|
+ */
|
|
|
+#define CONFIG_NR_DRAM_BANKS 2
|
|
|
+#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
|
|
|
+#define PHYS_SDRAM_1_SIZE (32 << 20)
|
|
|
+#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
|
|
+
|
|
|
+/* SDRAM Bank Allocation method */
|
|
|
+#define SDRC_R_B_C
|
|
|
+
|
|
|
+/* Limits for memtest */
|
|
|
+#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
|
|
|
+#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
|
|
|
+ 0x01F00000) /* 31MB */
|
|
|
+
|
|
|
+/* Default load address */
|
|
|
+#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
|
|
|
+
|
|
|
+/* -----------------------------------------------------------------------------
|
|
|
* Hardware drivers
|
|
|
+ * -----------------------------------------------------------------------------
|
|
|
*/
|
|
|
|
|
|
/*
|
|
@@ -88,29 +126,88 @@
|
|
|
* select serial console configuration
|
|
|
*/
|
|
|
#define CONFIG_CONS_INDEX 1
|
|
|
-#define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1
|
|
|
#define CONFIG_SERIAL1 1 /* UART1 on OMAP3 EVM */
|
|
|
-
|
|
|
-/* allow to overwrite serial and ethaddr */
|
|
|
-#define CONFIG_ENV_OVERWRITE
|
|
|
+#define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1
|
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
|
|
|
115200}
|
|
|
-#define CONFIG_MMC 1
|
|
|
-#define CONFIG_GENERIC_MMC 1
|
|
|
-#define CONFIG_OMAP_HSMMC 1
|
|
|
-#define CONFIG_DOS_PARTITION 1
|
|
|
|
|
|
-/* DDR - I use Micron DDR */
|
|
|
-#define CONFIG_OMAP3_MICRON_DDR 1
|
|
|
+/*
|
|
|
+ * I2C
|
|
|
+ */
|
|
|
+#define CONFIG_HARD_I2C
|
|
|
+#define CONFIG_DRIVER_OMAP34XX_I2C
|
|
|
+
|
|
|
+#define CONFIG_SYS_I2C_SPEED 100000
|
|
|
+#define CONFIG_SYS_I2C_SLAVE 1
|
|
|
+#define CONFIG_SYS_I2C_BUS 0
|
|
|
+#define CONFIG_SYS_I2C_BUS_SELECT 1
|
|
|
+
|
|
|
+/*
|
|
|
+ * PISMO support
|
|
|
+ */
|
|
|
+#define PISMO1_NAND_SIZE GPMC_SIZE_128M
|
|
|
+#define PISMO1_ONEN_SIZE GPMC_SIZE_128M
|
|
|
+
|
|
|
+/* Monitor at start of flash - Reserve 2 sectors */
|
|
|
+#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
|
|
|
+
|
|
|
+#define CONFIG_SYS_MONITOR_LEN (256 << 10)
|
|
|
+
|
|
|
+/* Start location & size of environment */
|
|
|
+#define ONENAND_ENV_OFFSET 0x260000
|
|
|
+#define SMNAND_ENV_OFFSET 0x260000
|
|
|
+
|
|
|
+#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
|
|
|
+
|
|
|
+/*
|
|
|
+ * NAND
|
|
|
+ */
|
|
|
+/* Physical address to access NAND */
|
|
|
+#define CONFIG_SYS_NAND_ADDR NAND_BASE
|
|
|
+
|
|
|
+/* Physical address to access NAND at CS0 */
|
|
|
+#define CONFIG_SYS_NAND_BASE NAND_BASE
|
|
|
+
|
|
|
+/* Max number of NAND devices */
|
|
|
+#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
|
+
|
|
|
+/* Timeout values (in ticks) */
|
|
|
+#define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
|
|
|
+#define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
|
|
|
+
|
|
|
+/* Flash banks JFFS2 should use */
|
|
|
+#define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
|
|
|
+ CONFIG_SYS_MAX_NAND_DEVICE)
|
|
|
+
|
|
|
+#define CONFIG_SYS_JFFS2_MEM_NAND
|
|
|
+#define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
|
|
|
+#define CONFIG_SYS_JFFS2_NUM_BANKS 1
|
|
|
+
|
|
|
+#define CONFIG_JFFS2_NAND
|
|
|
+/* nand device jffs2 lives on */
|
|
|
+#define CONFIG_JFFS2_DEV "nand0"
|
|
|
+/* Start of jffs2 partition */
|
|
|
+#define CONFIG_JFFS2_PART_OFFSET 0x680000
|
|
|
+/* Size of jffs2 partition */
|
|
|
+#define CONFIG_JFFS2_PART_SIZE 0xf980000
|
|
|
+
|
|
|
+/*
|
|
|
+ * MMC
|
|
|
+ */
|
|
|
+#define CONFIG_MMC
|
|
|
+#define CONFIG_GENERIC_MMC
|
|
|
+#define CONFIG_OMAP_HSMMC
|
|
|
+#define CONFIG_DOS_PARTITION
|
|
|
|
|
|
/* USB
|
|
|
+ *
|
|
|
* Enable CONFIG_MUSB_HCD for Host functionalities MSC, keyboard
|
|
|
* Enable CONFIG_MUSB_UDD for Device functionalities.
|
|
|
*/
|
|
|
-#define CONFIG_USB_OMAP3 1
|
|
|
-#define CONFIG_MUSB_HCD 1
|
|
|
-/* #define CONFIG_MUSB_UDC 1 */
|
|
|
+#define CONFIG_USB_OMAP3
|
|
|
+#define CONFIG_MUSB_HCD
|
|
|
+/* #define CONFIG_MUSB_UDC */
|
|
|
|
|
|
#ifdef CONFIG_USB_OMAP3
|
|
|
|
|
@@ -123,16 +220,17 @@
|
|
|
|
|
|
#ifdef CONFIG_USB_KEYBOARD
|
|
|
#define CONFIG_SYS_USB_EVENT_POLL
|
|
|
-#define CONFIG_PREBOOT "usb start"
|
|
|
+#define CONFIG_PREBOOT "usb start"
|
|
|
#endif /* CONFIG_USB_KEYBOARD */
|
|
|
|
|
|
#endif /* CONFIG_MUSB_HCD */
|
|
|
|
|
|
#ifdef CONFIG_MUSB_UDC
|
|
|
/* USB device configuration */
|
|
|
-#define CONFIG_USB_DEVICE 1
|
|
|
-#define CONFIG_USB_TTY 1
|
|
|
-#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
|
|
|
+#define CONFIG_USB_DEVICE
|
|
|
+#define CONFIG_USB_TTY
|
|
|
+#define CONFIG_SYS_CONSOLE_IS_IN_ENV
|
|
|
+
|
|
|
/* Change these to suit your needs */
|
|
|
#define CONFIG_USBD_VENDORID 0x0451
|
|
|
#define CONFIG_USBD_PRODUCTID 0x5678
|
|
@@ -142,7 +240,44 @@
|
|
|
|
|
|
#endif /* CONFIG_USB_OMAP3 */
|
|
|
|
|
|
-/* commands to include */
|
|
|
+/* ----------------------------------------------------------------------------
|
|
|
+ * U-boot features
|
|
|
+ * ----------------------------------------------------------------------------
|
|
|
+ */
|
|
|
+#define CONFIG_SYS_LONGHELP
|
|
|
+#define CONFIG_SYS_HUSH_PARSER
|
|
|
+#define CONFIG_SYS_PROMPT "OMAP3_EVM # "
|
|
|
+#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
|
|
|
+#define CONFIG_SYS_MAXARGS 16 /* max args for a command */
|
|
|
+
|
|
|
+/* Display CPU and Board information */
|
|
|
+#define CONFIG_DISPLAY_CPUINFO
|
|
|
+#define CONFIG_DISPLAY_BOARDINFO
|
|
|
+
|
|
|
+#define CONFIG_MISC_INIT_R
|
|
|
+
|
|
|
+#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
|
|
|
+#define CONFIG_SETUP_MEMORY_TAGS
|
|
|
+#define CONFIG_INITRD_TAG
|
|
|
+#define CONFIG_REVISION_TAG
|
|
|
+
|
|
|
+/* Allow to overwrite serial and ethaddr */
|
|
|
+#define CONFIG_ENV_OVERWRITE
|
|
|
+
|
|
|
+/* Add auto-completion support */
|
|
|
+#define CONFIG_AUTO_COMPLETE
|
|
|
+
|
|
|
+/* Size of Console IO buffer */
|
|
|
+#define CONFIG_SYS_CBSIZE 512
|
|
|
+
|
|
|
+/* Size of print buffer */
|
|
|
+#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
|
|
+ sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
|
+
|
|
|
+/* Size of bootarg buffer */
|
|
|
+#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
|
|
|
+
|
|
|
+/* Default commands to include */
|
|
|
#include <config_cmd_default.h>
|
|
|
|
|
|
#define CONFIG_CMD_EXT2 /* EXT2 Support */
|
|
@@ -160,40 +295,64 @@
|
|
|
#undef CONFIG_CMD_IMI /* iminfo */
|
|
|
#undef CONFIG_CMD_IMLS /* List all found images */
|
|
|
|
|
|
-#define CONFIG_SYS_NO_FLASH
|
|
|
-#define CONFIG_HARD_I2C 1
|
|
|
-#define CONFIG_SYS_I2C_SPEED 100000
|
|
|
-#define CONFIG_SYS_I2C_SLAVE 1
|
|
|
-#define CONFIG_SYS_I2C_BUS 0
|
|
|
-#define CONFIG_SYS_I2C_BUS_SELECT 1
|
|
|
-#define CONFIG_DRIVER_OMAP34XX_I2C 1
|
|
|
-
|
|
|
/*
|
|
|
- * TWL4030
|
|
|
+ * Additional definitions that depend on chosen commands
|
|
|
*/
|
|
|
-#define CONFIG_TWL4030_POWER 1
|
|
|
+/* NAND */
|
|
|
+#if defined(CONFIG_CMD_NAND)
|
|
|
+#define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE
|
|
|
|
|
|
-/*
|
|
|
- * Board NAND Info.
|
|
|
+#define CONFIG_NAND_OMAP_GPMC
|
|
|
+#define GPMC_NAND_ECC_LP_x16_LAYOUT
|
|
|
+#define CONFIG_ENV_IS_IN_NAND
|
|
|
+#define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
|
|
|
+#elif defined(CONFIG_CMD_ONENAND)
|
|
|
+#define CONFIG_SYS_FLASH_BASE PISMO1_ONEN_BASE
|
|
|
+#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
|
|
|
+
|
|
|
+#define CONFIG_ENV_IS_IN_ONENAND
|
|
|
+#define CONFIG_ENV_OFFSET ONENAND_ENV_OFFSET
|
|
|
+#endif
|
|
|
+
|
|
|
+#define CONFIG_ENV_ADDR CONFIG_ENV_OFFSET
|
|
|
+
|
|
|
+#if defined(CONFIG_CMD_NET)
|
|
|
+
|
|
|
+/* Ethernet (SMSC9115 from SMSC9118 family) */
|
|
|
+#define CONFIG_SMC911X
|
|
|
+#define CONFIG_SMC911X_32_BIT
|
|
|
+#define CONFIG_SMC911X_BASE 0x2C000000
|
|
|
+
|
|
|
+/* BOOTP fields */
|
|
|
+#define CONFIG_BOOTP_SUBNETMASK 0x00000001
|
|
|
+#define CONFIG_BOOTP_GATEWAY 0x00000002
|
|
|
+#define CONFIG_BOOTP_HOSTNAME 0x00000004
|
|
|
+#define CONFIG_BOOTP_BOOTPATH 0x00000010
|
|
|
+
|
|
|
+#endif /* CONFIG_CMD_NET */
|
|
|
+
|
|
|
+/* Support for relocation */
|
|
|
+#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
|
+#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
|
|
|
+#define CONFIG_SYS_INIT_RAM_SIZE 0x800
|
|
|
+#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
|
|
|
+ CONFIG_SYS_INIT_RAM_SIZE - \
|
|
|
+ GENERATED_GBL_DATA_SIZE)
|
|
|
+
|
|
|
+/* -----------------------------------------------------------------------------
|
|
|
+ * Board specific
|
|
|
+ * -----------------------------------------------------------------------------
|
|
|
*/
|
|
|
-#define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
|
|
|
- /* to access nand */
|
|
|
-#define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
|
|
|
- /* to access */
|
|
|
- /* nand at CS0 */
|
|
|
-
|
|
|
-#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */
|
|
|
- /* NAND devices */
|
|
|
-#define CONFIG_JFFS2_NAND
|
|
|
-/* nand device jffs2 lives on */
|
|
|
-#define CONFIG_JFFS2_DEV "nand0"
|
|
|
-/* start of jffs2 partition */
|
|
|
-#define CONFIG_JFFS2_PART_OFFSET 0x680000
|
|
|
-#define CONFIG_JFFS2_PART_SIZE 0xf980000 /* sz of jffs2 part */
|
|
|
+#define CONFIG_SYS_NO_FLASH
|
|
|
|
|
|
-/* Environment information */
|
|
|
-#define CONFIG_BOOTDELAY 10
|
|
|
+/* Uncomment to define the board revision statically */
|
|
|
+/* #define CONFIG_STATIC_BOARD_REV OMAP3EVM_BOARD_GEN_2 */
|
|
|
|
|
|
+/* -----------------------------------------------------------------------------
|
|
|
+ * Default environment
|
|
|
+ * -----------------------------------------------------------------------------
|
|
|
+ */
|
|
|
+#define CONFIG_BOOTDELAY 10
|
|
|
#define CONFIG_BOOTFILE "uImage"
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
@@ -231,133 +390,4 @@
|
|
|
"fi; " \
|
|
|
"else run nandboot; fi"
|
|
|
|
|
|
-#define CONFIG_AUTO_COMPLETE 1
|
|
|
-/*
|
|
|
- * Miscellaneous configurable options
|
|
|
- */
|
|
|
-#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
|
-#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
|
|
|
-#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
|
|
|
-#define CONFIG_SYS_PROMPT "OMAP3_EVM # "
|
|
|
-#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
|
|
|
-/* Print Buffer Size */
|
|
|
-#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
|
|
- sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
|
-#define CONFIG_SYS_MAXARGS 16 /* max number of command */
|
|
|
- /* args */
|
|
|
-/* Boot Argument Buffer Size */
|
|
|
-#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
|
|
|
-/* memtest works on */
|
|
|
-#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
|
|
|
-#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
|
|
|
- 0x01F00000) /* 31MB */
|
|
|
-
|
|
|
-#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
|
|
|
- /* address */
|
|
|
-
|
|
|
-/*
|
|
|
- * OMAP3 has 12 GP timers, they can be driven by the system clock
|
|
|
- * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
|
|
|
- * This rate is divided by a local divisor.
|
|
|
- */
|
|
|
-#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
|
|
|
-#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
|
|
|
-#define CONFIG_SYS_HZ 1000
|
|
|
-
|
|
|
-/*-----------------------------------------------------------------------
|
|
|
- * Stack sizes
|
|
|
- *
|
|
|
- * The stack sizes are set up in start.S using the settings below
|
|
|
- */
|
|
|
-#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
|
|
|
-#ifdef CONFIG_USE_IRQ
|
|
|
-#define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack 4 KiB */
|
|
|
-#define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack 4 KiB */
|
|
|
-#endif
|
|
|
-
|
|
|
-/*-----------------------------------------------------------------------
|
|
|
- * Physical Memory Map
|
|
|
- */
|
|
|
-#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
|
|
|
-#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
|
|
|
-#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
|
|
|
-#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
|
|
|
-
|
|
|
-/* SDRAM Bank Allocation method */
|
|
|
-#define SDRC_R_B_C 1
|
|
|
-
|
|
|
-/*-----------------------------------------------------------------------
|
|
|
- * FLASH and environment organization
|
|
|
- */
|
|
|
-
|
|
|
-/* **** PISMO SUPPORT *** */
|
|
|
-
|
|
|
-/* Configure the PISMO */
|
|
|
-#define PISMO1_NAND_SIZE GPMC_SIZE_128M
|
|
|
-#define PISMO1_ONEN_SIZE GPMC_SIZE_128M
|
|
|
-
|
|
|
-#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
|
|
|
-
|
|
|
-#if defined(CONFIG_CMD_NAND)
|
|
|
-#define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE
|
|
|
-#elif defined(CONFIG_CMD_ONENAND)
|
|
|
-#define CONFIG_SYS_FLASH_BASE PISMO1_ONEN_BASE
|
|
|
-#endif
|
|
|
-
|
|
|
-/* Monitor at start of flash */
|
|
|
-#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
|
|
|
-#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
|
|
|
-
|
|
|
-#define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */
|
|
|
-#define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
|
|
|
-
|
|
|
-#if defined(CONFIG_CMD_NAND)
|
|
|
-#define CONFIG_NAND_OMAP_GPMC
|
|
|
-#define GPMC_NAND_ECC_LP_x16_LAYOUT 1
|
|
|
-#define CONFIG_ENV_IS_IN_NAND
|
|
|
-#define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
|
|
|
-#elif defined(CONFIG_CMD_ONENAND)
|
|
|
-#define CONFIG_ENV_IS_IN_ONENAND 1
|
|
|
-#define CONFIG_ENV_OFFSET ONENAND_ENV_OFFSET
|
|
|
-#endif
|
|
|
-
|
|
|
-#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
|
|
|
-#define CONFIG_ENV_ADDR CONFIG_ENV_OFFSET
|
|
|
-
|
|
|
-/*
|
|
|
- * Support for relocation
|
|
|
- */
|
|
|
-#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
|
-#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
|
|
|
-#define CONFIG_SYS_INIT_RAM_SIZE 0x800
|
|
|
-#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
|
|
|
- CONFIG_SYS_INIT_RAM_SIZE - \
|
|
|
- GENERATED_GBL_DATA_SIZE)
|
|
|
-
|
|
|
-/*
|
|
|
- * Define the board revision statically
|
|
|
- */
|
|
|
-/* #define CONFIG_STATIC_BOARD_REV OMAP3EVM_BOARD_GEN_2 */
|
|
|
-
|
|
|
-/*----------------------------------------------------------------------------
|
|
|
- * SMSC9115 Ethernet from SMSC9118 family
|
|
|
- *----------------------------------------------------------------------------
|
|
|
- */
|
|
|
-#if defined(CONFIG_CMD_NET)
|
|
|
-
|
|
|
-#define CONFIG_SMC911X
|
|
|
-#define CONFIG_SMC911X_32_BIT
|
|
|
-#define CONFIG_SMC911X_BASE 0x2C000000
|
|
|
-
|
|
|
-#endif /* (CONFIG_CMD_NET) */
|
|
|
-
|
|
|
-/*
|
|
|
- * BOOTP fields
|
|
|
- */
|
|
|
-
|
|
|
-#define CONFIG_BOOTP_SUBNETMASK 0x00000001
|
|
|
-#define CONFIG_BOOTP_GATEWAY 0x00000002
|
|
|
-#define CONFIG_BOOTP_HOSTNAME 0x00000004
|
|
|
-#define CONFIG_BOOTP_BOOTPATH 0x00000010
|
|
|
-
|
|
|
#endif /* __CONFIG_H */
|