|
@@ -38,25 +38,6 @@
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
-/* Clocks in use */
|
|
|
|
-#define SCCR1_CLOCKS_EN (CLOCK_SCCR1_CFG_EN | \
|
|
|
|
- CLOCK_SCCR1_DDR_EN | \
|
|
|
|
- CLOCK_SCCR1_FEC_EN | \
|
|
|
|
- CLOCK_SCCR1_LPC_EN | \
|
|
|
|
- CLOCK_SCCR1_NFC_EN | \
|
|
|
|
- CLOCK_SCCR1_PATA_EN | \
|
|
|
|
- CLOCK_SCCR1_PCI_EN | \
|
|
|
|
- CLOCK_SCCR1_PSC_EN(CONFIG_PSC_CONSOLE) | \
|
|
|
|
- CLOCK_SCCR1_PSCFIFO_EN | \
|
|
|
|
- CLOCK_SCCR1_TPR_EN)
|
|
|
|
-
|
|
|
|
-#define SCCR2_CLOCKS_EN (CLOCK_SCCR2_DIU_EN | \
|
|
|
|
- CLOCK_SCCR2_I2C_EN | \
|
|
|
|
- CLOCK_SCCR2_MEM_EN | \
|
|
|
|
- CLOCK_SCCR2_SPDIF_EN | \
|
|
|
|
- CLOCK_SCCR2_USB1_EN | \
|
|
|
|
- CLOCK_SCCR2_USB2_EN)
|
|
|
|
-
|
|
|
|
void __mpc5121_nfc_select_chip(struct mtd_info *mtd, int chip);
|
|
void __mpc5121_nfc_select_chip(struct mtd_info *mtd, int chip);
|
|
|
|
|
|
/* Active chip number set in board_nand_select_device() (mpc5121_nfc.c) */
|
|
/* Active chip number set in board_nand_select_device() (mpc5121_nfc.c) */
|
|
@@ -83,8 +64,6 @@ void mpc5121_nfc_select_chip(struct mtd_info *mtd, int chip)
|
|
|
|
|
|
int board_early_init_f(void)
|
|
int board_early_init_f(void)
|
|
{
|
|
{
|
|
- volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
|
|
|
|
-
|
|
|
|
/*
|
|
/*
|
|
* Disable Boot NOR FLASH write protect - CPLD Reg 8 NOR FLASH Control
|
|
* Disable Boot NOR FLASH write protect - CPLD Reg 8 NOR FLASH Control
|
|
*
|
|
*
|
|
@@ -102,16 +81,6 @@ int board_early_init_f(void)
|
|
out_8((u8 *)(CONFIG_SYS_CPLD_BASE + 0x08), 0x32);
|
|
out_8((u8 *)(CONFIG_SYS_CPLD_BASE + 0x08), 0x32);
|
|
}
|
|
}
|
|
#endif
|
|
#endif
|
|
-
|
|
|
|
- /*
|
|
|
|
- * Enable clocks
|
|
|
|
- */
|
|
|
|
- out_be32 (&im->clk.sccr[0], SCCR1_CLOCKS_EN);
|
|
|
|
- out_be32 (&im->clk.sccr[1], SCCR2_CLOCKS_EN);
|
|
|
|
-#if defined(CONFIG_IIM) || defined(CONFIG_CMD_FUSE)
|
|
|
|
- setbits_be32 (&im->clk.sccr[1], CLOCK_SCCR2_IIM_EN);
|
|
|
|
-#endif
|
|
|
|
-
|
|
|
|
return 0;
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
|