|
@@ -59,17 +59,6 @@
|
|
#define CONFIG_USART_BASE ATMEL_BASE_DBGU
|
|
#define CONFIG_USART_BASE ATMEL_BASE_DBGU
|
|
#define CONFIG_USART_ID ATMEL_ID_SYS
|
|
#define CONFIG_USART_ID ATMEL_ID_SYS
|
|
|
|
|
|
-/*
|
|
|
|
- * This needs to be defined for the OHCI code to work but it is defined as
|
|
|
|
- * ATMEL_ID_UHPHS in the CPU specific header files.
|
|
|
|
- */
|
|
|
|
-#define ATMEL_ID_UHP ATMEL_ID_UHPHS
|
|
|
|
-
|
|
|
|
-/*
|
|
|
|
- * Specify the clock enable bit in the PMC_SCER register.
|
|
|
|
- */
|
|
|
|
-#define ATMEL_PMC_UHP AT91SAM926x_PMC_UHP
|
|
|
|
-
|
|
|
|
/* LCD */
|
|
/* LCD */
|
|
#define CONFIG_LCD
|
|
#define CONFIG_LCD
|
|
#define LCD_BPP LCD_COLOR8
|
|
#define LCD_BPP LCD_COLOR8
|
|
@@ -147,13 +136,10 @@
|
|
#define CONFIG_RESET_PHY_R
|
|
#define CONFIG_RESET_PHY_R
|
|
|
|
|
|
/* USB */
|
|
/* USB */
|
|
-#define CONFIG_USB_ATMEL
|
|
|
|
-#define CONFIG_USB_OHCI_NEW
|
|
|
|
|
|
+#define CONFIG_USB_EHCI
|
|
|
|
+#define CONFIG_USB_EHCI_ATMEL
|
|
|
|
+#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2
|
|
#define CONFIG_DOS_PARTITION
|
|
#define CONFIG_DOS_PARTITION
|
|
-#define CONFIG_SYS_USB_OHCI_CPU_INIT
|
|
|
|
-#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_HCI
|
|
|
|
-#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9g45"
|
|
|
|
-#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
|
|
|
|
#define CONFIG_USB_STORAGE
|
|
#define CONFIG_USB_STORAGE
|
|
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
|
|
#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
|