|
@@ -120,6 +120,13 @@
|
|
#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
|
|
#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
|
|
#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5
|
|
#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5
|
|
|
|
|
|
|
|
+/* PMECC & PMERRLOC */
|
|
|
|
+#define CONFIG_ATMEL_NAND_HWECC 1
|
|
|
|
+#define CONFIG_ATMEL_NAND_HW_PMECC 1
|
|
|
|
+#define CONFIG_PMECC_CAP 2
|
|
|
|
+#define CONFIG_PMECC_SECTOR_SIZE 512
|
|
|
|
+#define CONFIG_PMECC_INDEX_TABLE_OFFSET 0x8000
|
|
|
|
+
|
|
#define CONFIG_MTD_DEVICE
|
|
#define CONFIG_MTD_DEVICE
|
|
#define CONFIG_CMD_MTDPARTS
|
|
#define CONFIG_CMD_MTDPARTS
|
|
#define CONFIG_MTD_PARTITIONS
|
|
#define CONFIG_MTD_PARTITIONS
|