|
@@ -1,8 +1,8 @@
|
|
/*
|
|
/*
|
|
* sh_eth.h - Driver for Renesas SuperH ethernet controler.
|
|
* sh_eth.h - Driver for Renesas SuperH ethernet controler.
|
|
*
|
|
*
|
|
- * Copyright (C) 2008, 2011 Renesas Solutions Corp.
|
|
|
|
- * Copyright (c) 2008, 2011 Nobuhiro Iwamatsu
|
|
|
|
|
|
+ * Copyright (C) 2008 - 2012 Renesas Solutions Corp.
|
|
|
|
+ * Copyright (c) 2008 - 2012 Nobuhiro Iwamatsu
|
|
* Copyright (c) 2007 Carlos Munoz <carlos@kenati.com>
|
|
* Copyright (c) 2007 Carlos Munoz <carlos@kenati.com>
|
|
*
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* This program is free software; you can redistribute it and/or modify
|
|
@@ -25,6 +25,7 @@
|
|
|
|
|
|
#define SHETHER_NAME "sh_eth"
|
|
#define SHETHER_NAME "sh_eth"
|
|
|
|
|
|
|
|
+#if defined(CONFIG_SH)
|
|
/* Malloc returns addresses in the P1 area (cacheable). However we need to
|
|
/* Malloc returns addresses in the P1 area (cacheable). However we need to
|
|
use area P2 (non-cacheable) */
|
|
use area P2 (non-cacheable) */
|
|
#define ADDR_TO_P2(addr) ((((int)(addr) & ~0xe0000000) | 0xa0000000))
|
|
#define ADDR_TO_P2(addr) ((((int)(addr) & ~0xe0000000) | 0xa0000000))
|
|
@@ -35,6 +36,12 @@
|
|
#else
|
|
#else
|
|
#define ADDR_TO_PHY(addr) ((int)(addr) & ~0xe0000000)
|
|
#define ADDR_TO_PHY(addr) ((int)(addr) & ~0xe0000000)
|
|
#endif
|
|
#endif
|
|
|
|
+#elif defined(CONFIG_ARM)
|
|
|
|
+#define inl readl
|
|
|
|
+#define outl writel
|
|
|
|
+#define ADDR_TO_PHY(addr) ((int)(addr))
|
|
|
|
+#define ADDR_TO_P2(addr) (addr)
|
|
|
|
+#endif /* defined(CONFIG_SH) */
|
|
|
|
|
|
/* Number of supported ports */
|
|
/* Number of supported ports */
|
|
#define MAX_PORT_NUM 2
|
|
#define MAX_PORT_NUM 2
|
|
@@ -292,6 +299,9 @@ static const u16 sh_eth_offset_fast_sh4[SH_ETH_MAX_REGISTER_OFFSET] = {
|
|
#elif defined(CONFIG_CPU_SH7724)
|
|
#elif defined(CONFIG_CPU_SH7724)
|
|
#define SH_ETH_TYPE_ETHER
|
|
#define SH_ETH_TYPE_ETHER
|
|
#define BASE_IO_ADDR 0xA4600000
|
|
#define BASE_IO_ADDR 0xA4600000
|
|
|
|
+#elif defined(CONFIG_R8A7740)
|
|
|
|
+#define SH_ETH_TYPE_GETHER
|
|
|
|
+#define BASE_IO_ADDR 0xE9A00000
|
|
#endif
|
|
#endif
|
|
|
|
|
|
/*
|
|
/*
|