|
@@ -173,9 +173,6 @@ void flash_preinit(void)
|
|
|
*(vu_long *)MPC5XXX_BOOTCS_CFG &= ~0x1; /* clear RO */
|
|
|
}
|
|
|
|
|
|
-#define GPIO_WKUP_7 0x80000000UL
|
|
|
-#define GPIO_PSC3_9 0x04000000UL
|
|
|
-
|
|
|
int misc_init_f (void)
|
|
|
{
|
|
|
uchar tmp[10];
|
|
@@ -218,13 +215,13 @@ int misc_init_f (void)
|
|
|
*(vu_long *)MPC5XXX_WU_GPIO_DIR |= 0xc4000000;
|
|
|
|
|
|
/* Set LR mirror bit because it is low-active */
|
|
|
- *(vu_long *)MPC5XXX_WU_GPIO_DATA |= GPIO_WKUP_7;
|
|
|
+ *(vu_long *) MPC5XXX_WU_GPIO_DATA_O |= GPIO_WKUP_7;
|
|
|
/*
|
|
|
* Reset Coral-P graphics controller
|
|
|
*/
|
|
|
*(vu_long *) MPC5XXX_WU_GPIO_ENABLE |= GPIO_PSC3_9;
|
|
|
*(vu_long *) MPC5XXX_WU_GPIO_DIR |= GPIO_PSC3_9;
|
|
|
- *(vu_long *) MPC5XXX_WU_GPIO_DATA |= GPIO_PSC3_9;
|
|
|
+ *(vu_long *) MPC5XXX_WU_GPIO_DATA_O |= GPIO_PSC3_9;
|
|
|
return 0;
|
|
|
}
|
|
|
|
|
@@ -241,8 +238,6 @@ void pci_init_board(void)
|
|
|
|
|
|
#if defined (CFG_CMD_IDE) && defined (CONFIG_IDE_RESET)
|
|
|
|
|
|
-#define GPIO_PSC1_4 0x01000000UL
|
|
|
-
|
|
|
void init_ide_reset (void)
|
|
|
{
|
|
|
debug ("init_ide_reset\n");
|
|
@@ -251,7 +246,7 @@ void init_ide_reset (void)
|
|
|
*(vu_long *) MPC5XXX_WU_GPIO_ENABLE |= GPIO_PSC1_4;
|
|
|
*(vu_long *) MPC5XXX_WU_GPIO_DIR |= GPIO_PSC1_4;
|
|
|
/* Deassert reset */
|
|
|
- *(vu_long *) MPC5XXX_WU_GPIO_DATA |= GPIO_PSC1_4;
|
|
|
+ *(vu_long *) MPC5XXX_WU_GPIO_DATA_O |= GPIO_PSC1_4;
|
|
|
}
|
|
|
|
|
|
void ide_set_reset (int idereset)
|
|
@@ -259,11 +254,11 @@ void ide_set_reset (int idereset)
|
|
|
debug ("ide_reset(%d)\n", idereset);
|
|
|
|
|
|
if (idereset) {
|
|
|
- *(vu_long *) MPC5XXX_WU_GPIO_DATA &= ~GPIO_PSC1_4;
|
|
|
+ *(vu_long *) MPC5XXX_WU_GPIO_DATA_O &= ~GPIO_PSC1_4;
|
|
|
/* Make a delay. MPC5200 spec says 25 usec min */
|
|
|
udelay(500000);
|
|
|
} else {
|
|
|
- *(vu_long *) MPC5XXX_WU_GPIO_DATA |= GPIO_PSC1_4;
|
|
|
+ *(vu_long *) MPC5XXX_WU_GPIO_DATA_O |= GPIO_PSC1_4;
|
|
|
}
|
|
|
}
|
|
|
#endif /* defined (CFG_CMD_IDE) && defined (CONFIG_IDE_RESET) */
|