|
@@ -40,24 +40,28 @@
|
|
#define CONFIG_MPC8349 1 /* MPC8349 specific */
|
|
#define CONFIG_MPC8349 1 /* MPC8349 specific */
|
|
#define CONFIG_SBC8349 1 /* WRS SBC8349 board specific */
|
|
#define CONFIG_SBC8349 1 /* WRS SBC8349 board specific */
|
|
|
|
|
|
-#undef CONFIG_PCI
|
|
|
|
/* Don't enable PCI2 on sbc834x - it doesn't exist physically. */
|
|
/* Don't enable PCI2 on sbc834x - it doesn't exist physically. */
|
|
#undef CONFIG_MPC83XX_PCI2 /* support for 2nd PCI controller */
|
|
#undef CONFIG_MPC83XX_PCI2 /* support for 2nd PCI controller */
|
|
|
|
|
|
-#define PCI_66M
|
|
|
|
-#ifdef PCI_66M
|
|
|
|
-#define CONFIG_83XX_CLKIN 66000000 /* in Hz */
|
|
|
|
-#else
|
|
|
|
|
|
+/*
|
|
|
|
+ * The default if PCI isn't enabled, or if no PCI clk setting is given
|
|
|
|
+ * is 66MHz; this is what the board defaults to when the PCI slot is
|
|
|
|
+ * physically empty. The board will automatically (i.e w/o jumpers)
|
|
|
|
+ * clock down to 33MHz if you insert a 33MHz PCI card.
|
|
|
|
+ */
|
|
|
|
+#ifdef PCI_33M
|
|
#define CONFIG_83XX_CLKIN 33000000 /* in Hz */
|
|
#define CONFIG_83XX_CLKIN 33000000 /* in Hz */
|
|
|
|
+#else /* 66M */
|
|
|
|
+#define CONFIG_83XX_CLKIN 66000000 /* in Hz */
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#ifndef CONFIG_SYS_CLK_FREQ
|
|
#ifndef CONFIG_SYS_CLK_FREQ
|
|
-#ifdef PCI_66M
|
|
|
|
-#define CONFIG_SYS_CLK_FREQ 66000000
|
|
|
|
-#define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_4X1
|
|
|
|
-#else
|
|
|
|
|
|
+#ifdef PCI_33M
|
|
#define CONFIG_SYS_CLK_FREQ 33000000
|
|
#define CONFIG_SYS_CLK_FREQ 33000000
|
|
#define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_8X1
|
|
#define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_8X1
|
|
|
|
+#else /* 66M */
|
|
|
|
+#define CONFIG_SYS_CLK_FREQ 66000000
|
|
|
|
+#define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_4X1
|
|
#endif
|
|
#endif
|
|
#endif
|
|
#endif
|
|
|
|
|
|
@@ -153,7 +157,6 @@
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
|
|
|
|
|
|
-#define CONFIG_SYS_MID_FLASH_JUMP 0x7F000000
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE TEXT_BASE /* start of monitor */
|
|
#define CONFIG_SYS_MONITOR_BASE TEXT_BASE /* start of monitor */
|
|
|
|
|
|
#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
|
|
#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
|
|
@@ -627,7 +630,7 @@
|
|
#define CONFIG_GATEWAYIP 192.168.1.1
|
|
#define CONFIG_GATEWAYIP 192.168.1.1
|
|
#define CONFIG_NETMASK 255.255.255.0
|
|
#define CONFIG_NETMASK 255.255.255.0
|
|
|
|
|
|
-#define CONFIG_LOADADDR 500000 /* default location for tftp and bootm */
|
|
|
|
|
|
+#define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */
|
|
|
|
|
|
#define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */
|
|
#define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */
|
|
#undef CONFIG_BOOTARGS /* the boot command will set bootargs */
|
|
#undef CONFIG_BOOTARGS /* the boot command will set bootargs */
|
|
@@ -654,7 +657,7 @@
|
|
"update=protect off ff800000 ff83ffff; " \
|
|
"update=protect off ff800000 ff83ffff; " \
|
|
"era ff800000 ff83ffff; cp.b 100000 ff800000 ${filesize}\0" \
|
|
"era ff800000 ff83ffff; cp.b 100000 ff800000 ${filesize}\0" \
|
|
"upd=run load update\0" \
|
|
"upd=run load update\0" \
|
|
- "fdtaddr=400000\0" \
|
|
|
|
|
|
+ "fdtaddr=780000\0" \
|
|
"fdtfile=sbc8349.dtb\0" \
|
|
"fdtfile=sbc8349.dtb\0" \
|
|
""
|
|
""
|
|
|
|
|