|
@@ -35,8 +35,6 @@
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
-unsigned long monitor_flash_len = CONFIG_SYS_MONITOR_LEN;
|
|
|
|
-
|
|
|
|
/*
|
|
/*
|
|
* Miscellaneous platform dependent initializations
|
|
* Miscellaneous platform dependent initializations
|
|
*/
|
|
*/
|
|
@@ -93,7 +91,6 @@ void show_boot_progress(int val)
|
|
outb(val, 0x80);
|
|
outb(val, 0x80);
|
|
}
|
|
}
|
|
|
|
|
|
-
|
|
|
|
int last_stage_init(void)
|
|
int last_stage_init(void)
|
|
{
|
|
{
|
|
return 0;
|
|
return 0;
|
|
@@ -111,10 +108,6 @@ int board_eth_init(bd_t *bis)
|
|
return pci_eth_init(bis);
|
|
return pci_eth_init(bis);
|
|
}
|
|
}
|
|
|
|
|
|
-void setup_pcat_compatibility()
|
|
|
|
-{
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
#define MTRR_TYPE_WP 5
|
|
#define MTRR_TYPE_WP 5
|
|
#define MTRRcap_MSR 0xfe
|
|
#define MTRRcap_MSR 0xfe
|
|
#define MTRRphysBase_MSR(reg) (0x200 + 2 * (reg))
|
|
#define MTRRphysBase_MSR(reg) (0x200 + 2 * (reg))
|