|
@@ -273,6 +273,7 @@
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
+#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P2041)
|
|
@@ -289,6 +290,7 @@
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
+#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P3041)
|
|
@@ -305,6 +307,7 @@
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
+#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P4040)
|
|
@@ -358,6 +361,7 @@
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
+#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P5020)
|
|
@@ -374,6 +378,7 @@
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
+#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
|
#else
|