|
@@ -34,6 +34,8 @@
|
|
#ifdef CONFIG_RAMBOOT_PBL
|
|
#ifdef CONFIG_RAMBOOT_PBL
|
|
#define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
|
|
#define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
|
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
|
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
|
|
|
|
+#define CONFIG_PBLPBI_CONFIG $(SRCTREE)/board/freescale/corenet_ds/pbi.cfg
|
|
|
|
+#define CONFIG_PBLRCW_CONFIG $(SRCTREE)/board/freescale/corenet_ds/rcw_p2041rdb.cfg
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
|
|
#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
|