|
|
@@ -0,0 +1,313 @@
|
|
|
+/*
|
|
|
+ * (C) Copyright 2004
|
|
|
+ * Tolunay Orkun, Nextio Inc., torkun@nextio.com
|
|
|
+ *
|
|
|
+ * See file CREDITS for list of people who contributed to this
|
|
|
+ * project.
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or
|
|
|
+ * modify it under the terms of the GNU General Public License as
|
|
|
+ * published by the Free Software Foundation; either version 2 of
|
|
|
+ * the License, or (at your option) any later version.
|
|
|
+ *
|
|
|
+ * This program is distributed in the hope that it will be useful,
|
|
|
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
+ * GNU General Public License for more details.
|
|
|
+ *
|
|
|
+ * You should have received a copy of the GNU General Public License
|
|
|
+ * along with this program; if not, write to the Free Software
|
|
|
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
+ * MA 02111-1307 USA
|
|
|
+ */
|
|
|
+
|
|
|
+/*
|
|
|
+ * board/config.h - configuration options, board specific
|
|
|
+ */
|
|
|
+
|
|
|
+#ifndef __CONFIG_H
|
|
|
+#define __CONFIG_H
|
|
|
+
|
|
|
+/*
|
|
|
+ * High Level Configuration Options
|
|
|
+ * (easy to change)
|
|
|
+ */
|
|
|
+
|
|
|
+#define CONFIG_405GP 1 /* This is a PPC405GP CPU */
|
|
|
+#define CONFIG_4xx 1 /* ...member of PPC4xx family */
|
|
|
+#define CONFIG_CSB472 1 /* on a Cogent CSB472 board */
|
|
|
+#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f() */
|
|
|
+#define CONFIG_LAST_STAGE_INIT 1 /* Call last_stage_init() */
|
|
|
+#define CONFIG_SYS_CLK_FREQ 25000000 /* external frequency to pll */
|
|
|
+
|
|
|
+/*
|
|
|
+ * OS Bootstrap configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+
|
|
|
+#if 0
|
|
|
+#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
|
|
|
+#else
|
|
|
+#define CONFIG_BOOTDELAY 3 /* autoboot after X seconds */
|
|
|
+#endif
|
|
|
+
|
|
|
+#define CONFIG_ZERO_BOOTDELAY_CHECK /* check keypress when bootdelay = 0 */
|
|
|
+
|
|
|
+#if 1
|
|
|
+#undef CONFIG_BOOTARGS
|
|
|
+#define CONFIG_BOOTCOMMAND \
|
|
|
+ "setenv bootargs console=ttyS0,38400 debug " \
|
|
|
+ "root=/dev/ram rw ramdisk_size=4096 " \
|
|
|
+ "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask):$(hostname)::off; " \
|
|
|
+ "bootm ff800000 ff900000"
|
|
|
+#endif
|
|
|
+
|
|
|
+#if 0
|
|
|
+#undef CONFIG_BOOTARGS
|
|
|
+#define CONFIG_BOOTCOMMAND \
|
|
|
+ "bootp; " \
|
|
|
+ "setenv bootargs console=ttyS0,38400 debug " \
|
|
|
+ "root=/dev/nfs rw nfsroot=$(serverip):$(rootpath) " \
|
|
|
+ "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask):$(hostname)::off; " \
|
|
|
+ "bootm"
|
|
|
+#endif
|
|
|
+
|
|
|
+/*
|
|
|
+ * BOOTP/DHCP protocol configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CONFIG_BOOTP_MASK ( CONFIG_BOOTP_DEFAULT | \
|
|
|
+ CONFIG_BOOTP_DNS2 | \
|
|
|
+ CONFIG_BOOTP_BOOTFILESIZE )
|
|
|
+/*
|
|
|
+ * U-Boot Monitor Command Line Functions Configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CONFIG_COMMANDS ( CONFIG_CMD_DFL | \
|
|
|
+ CFG_CMD_ASKENV | \
|
|
|
+ CFG_CMD_BEDBUG | \
|
|
|
+ CFG_CMD_ELF | \
|
|
|
+ CFG_CMD_IRQ | \
|
|
|
+ CFG_CMD_I2C | \
|
|
|
+ CFG_CMD_PCI | \
|
|
|
+ CFG_CMD_DATE | \
|
|
|
+ CFG_CMD_MII | \
|
|
|
+ CFG_CMD_PING | \
|
|
|
+ CFG_CMD_DHCP )
|
|
|
+
|
|
|
+/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
|
|
|
+#include <cmd_confdefs.h>
|
|
|
+
|
|
|
+/*
|
|
|
+ * Serial download configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
|
|
+#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
|
|
|
+
|
|
|
+/*
|
|
|
+ * KGDB Configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
|
|
+#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
|
|
|
+#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
|
|
|
+#endif
|
|
|
+
|
|
|
+/*
|
|
|
+ * Miscellaneous configurable options
|
|
|
+ *
|
|
|
+ */
|
|
|
+#undef CFG_HUSH_PARSER /* use "hush" command parser */
|
|
|
+#ifdef CFG_HUSH_PARSER
|
|
|
+#define CFG_PROMPT_HUSH_PS2 "> " /* hush shell secondary prompt */
|
|
|
+#endif
|
|
|
+
|
|
|
+#define CFG_LONGHELP /* undef to save memory */
|
|
|
+#define CFG_PROMPT "=> " /* Monitor Command Prompt */
|
|
|
+#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
|
|
+#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
|
+#else
|
|
|
+#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
|
|
|
+#endif
|
|
|
+#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
|
|
|
+#define CFG_MAXARGS 16 /* max number of command args */
|
|
|
+#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
|
|
|
+
|
|
|
+#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
|
|
|
+#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
|
|
|
+
|
|
|
+#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
|
|
|
+#define CFG_CLKS_IN_HZ 1 /* everything, incl board info, in Hz */
|
|
|
+#define CFG_EXTBDINFO 1 /* To use extended board_info (bd_t) */
|
|
|
+#define CFG_LOAD_ADDR 0x100000 /* default load address */
|
|
|
+
|
|
|
+/*
|
|
|
+ * For booting Linux, the board info and command line data
|
|
|
+ * have to be in the first 8 MB of memory, since this is
|
|
|
+ * the maximum mapped by the Linux kernel during initialization.
|
|
|
+ */
|
|
|
+#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
|
|
+
|
|
|
+/*
|
|
|
+ * watchdog configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#undef CONFIG_WATCHDOG /* watchdog disabled */
|
|
|
+
|
|
|
+/*
|
|
|
+ * UART configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#undef CFG_EXT_SERIAL_CLOCK /* use internal serial clock */
|
|
|
+#undef CFG_IGNORE_405_UART_ERRATA_59 /* ignore ppc405gp errata #59 */
|
|
|
+#define CFG_BASE_BAUD 691200
|
|
|
+#define CONFIG_BAUDRATE 38400 /* Default baud rate */
|
|
|
+#define CFG_BAUDRATE_TABLE \
|
|
|
+ { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400 }
|
|
|
+
|
|
|
+/*
|
|
|
+ * I2C configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
|
|
|
+#define CFG_I2C_SPEED 100000 /* I2C speed */
|
|
|
+#define CFG_I2C_SLAVE 0x7F /* I2C slave address */
|
|
|
+
|
|
|
+/*
|
|
|
+ * MII PHY configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CONFIG_MII 1 /* MII PHY management */
|
|
|
+#define CONFIG_PHY_ADDR 0 /* PHY address */
|
|
|
+#define CONFIG_PHY_CMD_DELAY 40 /* PHY COMMAND delay */
|
|
|
+ /* 32usec min. for LXT971A */
|
|
|
+#define CONFIG_PHY_RESET_DELAY 300 /* PHY RESET recovery delay */
|
|
|
+
|
|
|
+/*
|
|
|
+ * RTC configuration
|
|
|
+ *
|
|
|
+ * Note that DS1307 RTC is limited to 100Khz I2C bus.
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CONFIG_RTC_DS1307 /* Use Dallas 1307 RTC */
|
|
|
+
|
|
|
+/*
|
|
|
+ * PCI stuff
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CONFIG_PCI /* include pci support */
|
|
|
+#define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
|
|
|
+#define PCI_HOST_FORCE 1 /* configure as pci host */
|
|
|
+#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
|
|
|
+
|
|
|
+#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
|
|
|
+#define CONFIG_PCI_PNP /* do pci plug-and-play */
|
|
|
+ /* resource configuration */
|
|
|
+#undef CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
|
|
|
+#define CONFIG_PCI_BOOTDELAY 0 /* enable pci bootdelay variable*/
|
|
|
+
|
|
|
+#define CFG_PCI_SUBSYS_VENDORID 0x0000 /* PCI Vendor ID: to-do!!! */
|
|
|
+#define CFG_PCI_SUBSYS_DEVICEID 0x0000 /* PCI Device ID: to-do!!! */
|
|
|
+#define CFG_PCI_PTM1LA 0x00000000 /* point to sdram */
|
|
|
+#define CFG_PCI_PTM1MS 0x80000001 /* 2GB, enable hard-wired to 1 */
|
|
|
+#define CFG_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
|
|
|
+#define CFG_PCI_PTM2LA 0x00000000 /* disabled */
|
|
|
+#define CFG_PCI_PTM2MS 0x00000000 /* disabled */
|
|
|
+#define CFG_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
|
|
|
+
|
|
|
+/*
|
|
|
+ * IDE stuff
|
|
|
+ *
|
|
|
+ */
|
|
|
+#undef CONFIG_IDE_PCMCIA /* no pcmcia interface required */
|
|
|
+#undef CONFIG_IDE_LED /* no led for ide supported */
|
|
|
+#undef CONFIG_IDE_RESET /* no reset for ide supported */
|
|
|
+
|
|
|
+/*
|
|
|
+ * Environment configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CFG_ENV_IS_IN_FLASH 1 /* environment is in FLASH */
|
|
|
+#undef CFG_ENV_IS_IN_NVRAM
|
|
|
+#undef CFG_ENV_IS_IN_EEPROM
|
|
|
+
|
|
|
+/*
|
|
|
+ * General Memory organization
|
|
|
+ *
|
|
|
+ * Start addresses for the final memory configuration
|
|
|
+ * (Set up by the startup code)
|
|
|
+ * Please note that CFG_SDRAM_BASE _must_ start at 0
|
|
|
+ */
|
|
|
+#define CFG_SDRAM_BASE 0x00000000
|
|
|
+#define CFG_FLASH_BASE 0xFF800000
|
|
|
+#define CFG_FLASH_SIZE 0x00800000
|
|
|
+#define CFG_MONITOR_BASE TEXT_BASE
|
|
|
+#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 KB for Monitor */
|
|
|
+#define CFG_MALLOC_LEN (128 * 1024) /* Reserve 128 KB for malloc() */
|
|
|
+
|
|
|
+#if CFG_MONITOR_BASE < CFG_FLASH_BASE
|
|
|
+#define CFG_RAMSTART
|
|
|
+#endif
|
|
|
+
|
|
|
+#if defined(CFG_ENV_IS_IN_FLASH)
|
|
|
+#define CFG_ENV_IN_OWN_SECTOR 1 /* Give Environment own sector */
|
|
|
+#define CFG_ENV_ADDR 0xFFF00000 /* Address of Environment Sector */
|
|
|
+#define CFG_ENV_SIZE 0x00001000 /* Size of Environment */
|
|
|
+#define CFG_ENV_SECT_SIZE 0x00040000 /* Size of Environment Sector */
|
|
|
+#endif
|
|
|
+
|
|
|
+/*
|
|
|
+ * FLASH Device configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CFG_FLASH_CFI 1 /* flash is CFI conformant */
|
|
|
+#define CFG_FLASH_CFI_DRIVER 1 /* use common cfi driver */
|
|
|
+#define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
|
|
|
+#define CFG_MAX_FLASH_BANKS 1 /* max # of memory banks */
|
|
|
+#define CFG_FLASH_INCREMENT 0 /* there is only one bank */
|
|
|
+#define CFG_MAX_FLASH_SECT 64 /* max # of sectors on one chip */
|
|
|
+#define CFG_FLASH_PROTECTION 1 /* hardware flash protection */
|
|
|
+#define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE }
|
|
|
+
|
|
|
+/*
|
|
|
+ * On Chip Memory location/size
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CFG_OCM_DATA_ADDR 0xF8000000
|
|
|
+#define CFG_OCM_DATA_SIZE 0x1000
|
|
|
+
|
|
|
+/*
|
|
|
+ * Global info and initial stack
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* inside of on-chip SRAM */
|
|
|
+#define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE /* End of used area in RAM */
|
|
|
+#define CFG_GBL_DATA_SIZE 128 /* byte size reserved for initial data */
|
|
|
+#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
|
|
|
+#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
|
|
|
+
|
|
|
+/*
|
|
|
+ * Cache configuration
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CFG_DCACHE_SIZE 16384 /* For IBM 405 CPUs, older 405 ppc's */
|
|
|
+ /* have only 8kB, 16kB is save here */
|
|
|
+#define CFG_CACHELINE_SIZE 32
|
|
|
+
|
|
|
+/*
|
|
|
+ * Miscellaneous board specific definitions
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define CONFIG_I2CFAST 1 /* enable "i2cfast" env. setting */
|
|
|
+
|
|
|
+/*
|
|
|
+ * Internal Definitions
|
|
|
+ *
|
|
|
+ * Boot Flags
|
|
|
+ *
|
|
|
+ */
|
|
|
+#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
|
|
|
+#define BOOTFLAG_WARM 0x02 /* Software reboot */
|
|
|
+
|
|
|
+#endif /* __CONFIG_H */
|
wdenk