|
@@ -52,7 +52,7 @@
|
|
|
#define CONFIG_EBIU_AMBCTL0_VAL 0x7BB07BB0
|
|
|
#define CONFIG_EBIU_AMBCTL1_VAL 0xFFC27BB0
|
|
|
|
|
|
-#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
|
|
|
+#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
|
|
|
#define CONFIG_SYS_MALLOC_LEN (384 * 1024)
|
|
|
|
|
|
|
|
@@ -135,15 +135,17 @@
|
|
|
/*
|
|
|
* SPI_MMC Settings
|
|
|
*/
|
|
|
+#define CONFIG_MMC_SPI
|
|
|
+#ifdef CONFIG_MMC_SPI
|
|
|
#define CONFIG_MMC
|
|
|
#define CONFIG_GENERIC_MMC
|
|
|
-#define CONFIG_MMC_SPI
|
|
|
-
|
|
|
+#endif
|
|
|
|
|
|
/*
|
|
|
* NAND Settings
|
|
|
*/
|
|
|
/* #define CONFIG_NAND_PLAT */
|
|
|
+#ifdef CONFIG_NAND_PLAT
|
|
|
#define CONFIG_SYS_NAND_BASE 0x20212000
|
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
|
|
|
@@ -158,7 +160,7 @@
|
|
|
#define NAND_PLAT_WRITE_CMD(chip, cmd) BFIN_NAND_WRITE(BFIN_NAND_CLE(chip), cmd)
|
|
|
#define NAND_PLAT_WRITE_ADR(chip, cmd) BFIN_NAND_WRITE(BFIN_NAND_ALE(chip), cmd)
|
|
|
#define NAND_PLAT_GPIO_DEV_READY GPIO_PF3
|
|
|
-
|
|
|
+#endif /* CONFIG_NAND_PLAT */
|
|
|
|
|
|
/*
|
|
|
* CF-CARD IDE-HDD Support
|