|
@@ -62,8 +62,10 @@
|
|
|
|
|
|
/* MEMORY */
|
|
/* MEMORY */
|
|
#if defined(CONFIG_SH_32BIT)
|
|
#if defined(CONFIG_SH_32BIT)
|
|
-#define SH7785LCR_SDRAM_PHYS_BASE (0x48000000)
|
|
|
|
-#define SH7785LCR_SDRAM_BASE (0x88000000)
|
|
|
|
|
|
+/* 0x40000000 - 0x47FFFFFF does not use */
|
|
|
|
+#define CONFIG_SH_SDRAM_OFFSET (0x8000000)
|
|
|
|
+#define SH7785LCR_SDRAM_PHYS_BASE (0x40000000 + CONFIG_SH_SDRAM_OFFSET)
|
|
|
|
+#define SH7785LCR_SDRAM_BASE (0x80000000 + CONFIG_SH_SDRAM_OFFSET)
|
|
#define SH7785LCR_SDRAM_SIZE (384 * 1024 * 1024)
|
|
#define SH7785LCR_SDRAM_SIZE (384 * 1024 * 1024)
|
|
#define SH7785LCR_FLASH_BASE_1 (0xa0000000)
|
|
#define SH7785LCR_FLASH_BASE_1 (0xa0000000)
|
|
#define SH7785LCR_FLASH_BANK_SIZE (64 * 1024 * 1024)
|
|
#define SH7785LCR_FLASH_BANK_SIZE (64 * 1024 * 1024)
|