|
@@ -239,6 +239,7 @@
|
|
#define CONFIG_SYS_L2_PL310 1
|
|
#define CONFIG_SYS_L2_PL310 1
|
|
#define CONFIG_SYS_PL310_BASE 0x48242000
|
|
#define CONFIG_SYS_PL310_BASE 0x48242000
|
|
#endif
|
|
#endif
|
|
|
|
+#define CONFIG_SYS_CACHELINE_SIZE 32
|
|
|
|
|
|
/* Defines for SDRAM init */
|
|
/* Defines for SDRAM init */
|
|
#define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
|
|
#define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
|