|
@@ -46,7 +46,7 @@ int ehci_hcd_init(void)
|
|
start_time = get_timer(0);
|
|
start_time = get_timer(0);
|
|
/* Enable UTMI PLL */
|
|
/* Enable UTMI PLL */
|
|
writel(AT91_PMC_UPLLEN | AT91_PMC_BIASEN, &pmc->uckr);
|
|
writel(AT91_PMC_UPLLEN | AT91_PMC_BIASEN, &pmc->uckr);
|
|
- while (readl(&pmc->sr) & AT91_PMC_LOCKU != AT91_PMC_LOCKU) {
|
|
|
|
|
|
+ while ((readl(&pmc->sr) & AT91_PMC_LOCKU) != AT91_PMC_LOCKU) {
|
|
WATCHDOG_RESET();
|
|
WATCHDOG_RESET();
|
|
tmp_time = get_timer(0);
|
|
tmp_time = get_timer(0);
|
|
if ((tmp_time - start_time) > EN_UPLL_TIMEOUT) {
|
|
if ((tmp_time - start_time) > EN_UPLL_TIMEOUT) {
|
|
@@ -76,7 +76,7 @@ int ehci_hcd_stop(void)
|
|
start_time = get_timer(0);
|
|
start_time = get_timer(0);
|
|
/* Disable UTMI PLL */
|
|
/* Disable UTMI PLL */
|
|
writel(readl(&pmc->uckr) & ~AT91_PMC_UPLLEN, &pmc->uckr);
|
|
writel(readl(&pmc->uckr) & ~AT91_PMC_UPLLEN, &pmc->uckr);
|
|
- while (readl(&pmc->sr) & AT91_PMC_LOCKU == AT91_PMC_LOCKU) {
|
|
|
|
|
|
+ while ((readl(&pmc->sr) & AT91_PMC_LOCKU) == AT91_PMC_LOCKU) {
|
|
WATCHDOG_RESET();
|
|
WATCHDOG_RESET();
|
|
tmp_time = get_timer(0);
|
|
tmp_time = get_timer(0);
|
|
if ((tmp_time - start_time) > EN_UPLL_TIMEOUT) {
|
|
if ((tmp_time - start_time) > EN_UPLL_TIMEOUT) {
|