Browse Source

dcache:s5p CONFIG_SYS_CACHELINE_SIZE added for s5p GONI target

Define the D-cache line size for S5PC110 GONI reference target.

Signed-off-by: Lukasz Majewski <l.majewski@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Acked-by: Anton Staaf <robotboy@chromium.org>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
Łukasz Majewski 13 years ago
parent
commit
7cb54948ae
1 changed files with 2 additions and 0 deletions
  1. 2 0
      include/configs/s5p_goni.h

+ 2 - 0
include/configs/s5p_goni.h

@@ -220,6 +220,8 @@
 
 #define CONFIG_SYS_INIT_SP_ADDR	(CONFIG_SYS_LOAD_ADDR - 0x1000000)
 
+#define CONFIG_SYS_CACHELINE_SIZE       64
+
 #define CONFIG_PMIC
 #define CONFIG_PMIC_I2C
 #define CONFIG_PMIC_MAX8998