|
@@ -96,7 +96,7 @@
|
|
#define CFG_MAX_DATAFLASH_BANKS 2
|
|
#define CFG_MAX_DATAFLASH_BANKS 2
|
|
#define CFG_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
|
|
#define CFG_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
|
|
#define CFG_DATAFLASH_LOGIC_ADDR_CS1 0xD0000000 /* CS1 */
|
|
#define CFG_DATAFLASH_LOGIC_ADDR_CS1 0xD0000000 /* CS1 */
|
|
-#define AT91_SPI_CLK 33000000
|
|
|
|
|
|
+#define AT91_SPI_CLK 15000000
|
|
#define DATAFLASH_TCSS (0x1a << 16)
|
|
#define DATAFLASH_TCSS (0x1a << 16)
|
|
#define DATAFLASH_TCHS (0x1 << 24)
|
|
#define DATAFLASH_TCHS (0x1 << 24)
|
|
|
|
|