|
@@ -54,7 +54,6 @@
|
|
/* EMIF Base address */
|
|
/* EMIF Base address */
|
|
#define EMIF4_0_CFG_BASE 0x4C000000
|
|
#define EMIF4_0_CFG_BASE 0x4C000000
|
|
#define EMIF4_1_CFG_BASE 0x4D000000
|
|
#define EMIF4_1_CFG_BASE 0x4D000000
|
|
-#define DMM_BASE 0x4E000000
|
|
|
|
|
|
|
|
/* PLL related registers */
|
|
/* PLL related registers */
|
|
#define CM_PER 0x44E00000
|
|
#define CM_PER 0x44E00000
|