|
@@ -46,6 +46,7 @@
|
|
#define EXYNOS4_USBOTG_BASE 0x12480000
|
|
#define EXYNOS4_USBOTG_BASE 0x12480000
|
|
#define EXYNOS4_MMC_BASE 0x12510000
|
|
#define EXYNOS4_MMC_BASE 0x12510000
|
|
#define EXYNOS4_SROMC_BASE 0x12570000
|
|
#define EXYNOS4_SROMC_BASE 0x12570000
|
|
|
|
+#define EXYNOS4_USB_HOST_EHCI_BASE 0x12580000
|
|
#define EXYNOS4_USBPHY_BASE 0x125B0000
|
|
#define EXYNOS4_USBPHY_BASE 0x125B0000
|
|
#define EXYNOS4_UART_BASE 0x13800000
|
|
#define EXYNOS4_UART_BASE 0x13800000
|
|
#define EXYNOS4_ADC_BASE 0x13910000
|
|
#define EXYNOS4_ADC_BASE 0x13910000
|
|
@@ -69,6 +70,7 @@
|
|
#define EXYNOS5_DMC_CTRL_BASE 0x10DD0000
|
|
#define EXYNOS5_DMC_CTRL_BASE 0x10DD0000
|
|
#define EXYNOS5_GPIO_PART1_BASE 0x11400000
|
|
#define EXYNOS5_GPIO_PART1_BASE 0x11400000
|
|
#define EXYNOS5_MIPI_DSIM_BASE 0x11D00000
|
|
#define EXYNOS5_MIPI_DSIM_BASE 0x11D00000
|
|
|
|
+#define EXYNOS5_USB_HOST_EHCI_BASE 0x12110000
|
|
#define EXYNOS5_MMC_BASE 0x12200000
|
|
#define EXYNOS5_MMC_BASE 0x12200000
|
|
#define EXYNOS5_SROMC_BASE 0x12250000
|
|
#define EXYNOS5_SROMC_BASE 0x12250000
|
|
#define EXYNOS5_USBOTG_BASE 0x12480000
|
|
#define EXYNOS5_USBOTG_BASE 0x12480000
|
|
@@ -159,6 +161,7 @@ SAMSUNG_BASE(swreset, SWRESET)
|
|
SAMSUNG_BASE(timer, PWMTIMER_BASE)
|
|
SAMSUNG_BASE(timer, PWMTIMER_BASE)
|
|
SAMSUNG_BASE(uart, UART_BASE)
|
|
SAMSUNG_BASE(uart, UART_BASE)
|
|
SAMSUNG_BASE(usb_phy, USBPHY_BASE)
|
|
SAMSUNG_BASE(usb_phy, USBPHY_BASE)
|
|
|
|
+SAMSUNG_BASE(usb_ehci, USB_HOST_EHCI_BASE)
|
|
SAMSUNG_BASE(usb_otg, USBOTG_BASE)
|
|
SAMSUNG_BASE(usb_otg, USBOTG_BASE)
|
|
SAMSUNG_BASE(watchdog, WATCHDOG_BASE)
|
|
SAMSUNG_BASE(watchdog, WATCHDOG_BASE)
|
|
SAMSUNG_BASE(power, POWER_BASE)
|
|
SAMSUNG_BASE(power, POWER_BASE)
|