|
@@ -55,7 +55,7 @@
|
|
#define IPU_TPM_REG_BASE 0x01060000
|
|
#define IPU_TPM_REG_BASE 0x01060000
|
|
#define IPU_DC_TMPL_REG_BASE 0x01080000
|
|
#define IPU_DC_TMPL_REG_BASE 0x01080000
|
|
#define IPU_ISP_TBPR_REG_BASE 0x010C0000
|
|
#define IPU_ISP_TBPR_REG_BASE 0x010C0000
|
|
-#elif defined(CONFIG_MX6Q)
|
|
|
|
|
|
+#elif defined(CONFIG_MX6)
|
|
#define IPU_CPMEM_REG_BASE 0x00100000
|
|
#define IPU_CPMEM_REG_BASE 0x00100000
|
|
#define IPU_LUT_REG_BASE 0x00120000
|
|
#define IPU_LUT_REG_BASE 0x00120000
|
|
#define IPU_SRM_REG_BASE 0x00140000
|
|
#define IPU_SRM_REG_BASE 0x00140000
|