|
@@ -311,7 +311,7 @@
|
|
/* old pixis referenced names */
|
|
/* old pixis referenced names */
|
|
#define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
|
|
#define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
|
|
#define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
|
|
#define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
|
|
-#define CONFIG_SYS_PIXIS_VBOOT_MASK 0xc0
|
|
|
|
|
|
+#define CONFIG_SYS_PIXIS_VBOOT_MASK 0x4e
|
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_LOCK 1
|
|
#define CONFIG_SYS_INIT_RAM_LOCK 1
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */
|