|
@@ -407,46 +407,40 @@ static int asix_basic_reset(struct ueth_data *dev)
|
|
|
rx_ctl = asix_read_rx_ctl(dev);
|
|
|
debug("RX_CTL is 0x%04x setting to 0x0000\n", rx_ctl);
|
|
|
|
|
|
- return 0;
|
|
|
-}
|
|
|
-
|
|
|
-/*
|
|
|
- * Asix callbacks
|
|
|
- */
|
|
|
-static int asix_init(struct eth_device *eth, bd_t *bd)
|
|
|
-{
|
|
|
- struct ueth_data *dev = (struct ueth_data *)eth->priv;
|
|
|
- int timeout = 0;
|
|
|
-#define TIMEOUT_RESOLUTION 50 /* ms */
|
|
|
- int link_detected;
|
|
|
-
|
|
|
- debug("** %s()\n", __func__);
|
|
|
-
|
|
|
dev->phy_id = asix_get_phy_addr(dev);
|
|
|
if (dev->phy_id < 0)
|
|
|
debug("Failed to read phy id\n");
|
|
|
|
|
|
- if (asix_sw_reset(dev, AX_SWRESET_PRL) < 0)
|
|
|
- goto out_err;
|
|
|
-
|
|
|
- if (asix_sw_reset(dev, AX_SWRESET_IPRL | AX_SWRESET_PRL) < 0)
|
|
|
- goto out_err;
|
|
|
-
|
|
|
asix_mdio_write(dev, dev->phy_id, MII_BMCR, BMCR_RESET);
|
|
|
asix_mdio_write(dev, dev->phy_id, MII_ADVERTISE,
|
|
|
ADVERTISE_ALL | ADVERTISE_CSMA);
|
|
|
mii_nway_restart(dev);
|
|
|
|
|
|
if (asix_write_medium_mode(dev, AX88772_MEDIUM_DEFAULT) < 0)
|
|
|
- goto out_err;
|
|
|
+ return -1;
|
|
|
|
|
|
if (asix_write_cmd(dev, AX_CMD_WRITE_IPG0,
|
|
|
AX88772_IPG0_DEFAULT | AX88772_IPG1_DEFAULT,
|
|
|
AX88772_IPG2_DEFAULT, 0, NULL) < 0) {
|
|
|
debug("Write IPG,IPG1,IPG2 failed\n");
|
|
|
- goto out_err;
|
|
|
+ return -1;
|
|
|
}
|
|
|
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+/*
|
|
|
+ * Asix callbacks
|
|
|
+ */
|
|
|
+static int asix_init(struct eth_device *eth, bd_t *bd)
|
|
|
+{
|
|
|
+ struct ueth_data *dev = (struct ueth_data *)eth->priv;
|
|
|
+ int timeout = 0;
|
|
|
+#define TIMEOUT_RESOLUTION 50 /* ms */
|
|
|
+ int link_detected;
|
|
|
+
|
|
|
+ debug("** %s()\n", __func__);
|
|
|
+
|
|
|
if (asix_write_rx_ctl(dev, AX_DEFAULT_RX_CTL) < 0)
|
|
|
goto out_err;
|
|
|
|