|
@@ -199,8 +199,8 @@
|
|
|
#define CONFIG_SYS_NAND_PAGE_2K
|
|
|
#define CONFIG_SYS_NAND_CS 3
|
|
|
#define CONFIG_SYS_NAND_BASE DAVINCI_ASYNC_EMIF_DATA_CE3_BASE
|
|
|
-#define CONFIG_SYS_CLE_MASK 0x10
|
|
|
-#define CONFIG_SYS_ALE_MASK 0x8
|
|
|
+#define CONFIG_SYS_NAND_MASK_CLE 0x10
|
|
|
+#define CONFIG_SYS_NAND_MASK_ALE 0x8
|
|
|
#undef CONFIG_SYS_NAND_HW_ECC
|
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
|
|
|
#define CONFIG_SYS_NAND_HW_ECC_OOBFIRST
|