Home Explore Help
Register Sign In
phyus
/
uboot-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Browse Source

sdrc.c: Fix typo in do_sdrc_init() for SPL

We need to setup CS0 and CS1 not CS0 and CS0 again.

Signed-off-by: Tom Rini <trini@ti.com>
Tom Rini 13 years ago
parent
96a78ac0c4
commit
33fbc9cf82
1 changed files with 1 additions and 1 deletions
Unified View Show Diff Stats
  1. 1 1
      arch/arm/cpu/armv7/omap3/sdrc.c

+ 1 - 1
arch/arm/cpu/armv7/omap3/sdrc.c
View File 

@@ -180,7 +180,7 @@ void do_sdrc_init(u32 cs, u32 early)
 
 		write_sdrc_timings(CS0, sdrc_actim_base0, mcfg, ctrla, ctrlb,
 
 		write_sdrc_timings(CS0, sdrc_actim_base0, mcfg, ctrla, ctrlb,
 
 				rfr_ctrl, mr);
 
 				rfr_ctrl, mr);
 
 		make_cs1_contiguous();
 
 		make_cs1_contiguous();
 
-		write_sdrc_timings(CS0, sdrc_actim_base1, mcfg, ctrla, ctrlb,
 
+		write_sdrc_timings(CS1, sdrc_actim_base1, mcfg, ctrla, ctrlb,
 
 				rfr_ctrl, mr);
 
 				rfr_ctrl, mr);
 
 #endif
 
 #endif