|
@@ -27,11 +27,13 @@
|
|
|
#ifndef _ASM_ARCH_KW88F6281_H
|
|
|
#define _ASM_ARCH_KW88F6281_H
|
|
|
|
|
|
-/* SOC specific definations */
|
|
|
+/* SOC specific definitions */
|
|
|
#define KW88F6281_REGS_PHYS_BASE 0xf1000000
|
|
|
#define KW_REGS_PHY_BASE KW88F6281_REGS_PHYS_BASE
|
|
|
|
|
|
-/* TCLK Core Clock defination*/
|
|
|
-#define CONFIG_SYS_TCLK 200000000 /* 200MHz */
|
|
|
+/* TCLK Core Clock definition */
|
|
|
+#ifndef CONFIG_SYS_TCLK
|
|
|
+#define CONFIG_SYS_TCLK 200000000 /* 200MHz */
|
|
|
+#endif
|
|
|
|
|
|
#endif /* _ASM_ARCH_KW88F6281_H */
|