|
@@ -32,9 +32,34 @@
|
|
#ifndef __KERNEL_STRICT_NAMES
|
|
#ifndef __KERNEL_STRICT_NAMES
|
|
#ifndef __ASSEMBLY__
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
|
|
+/* LVL_INTR_CLEAR bits */
|
|
|
|
+#define USBOTGSS_INT_CLR (1 << 4)
|
|
|
|
+
|
|
/* IP_SW_RESET bits */
|
|
/* IP_SW_RESET bits */
|
|
|
|
+#define USBOTGSS_SW_RST (1 << 0) /* reset USBOTG */
|
|
#define CPGMACSS_SW_RST (1 << 1) /* reset CPGMAC */
|
|
#define CPGMACSS_SW_RST (1 << 1) /* reset CPGMAC */
|
|
|
|
|
|
|
|
+/* DEVCONF2 bits */
|
|
|
|
+#define CONF2_PHY_GPIOMODE (1 << 23)
|
|
|
|
+#define CONF2_OTGMODE (3 << 14)
|
|
|
|
+#define CONF2_NO_OVERRIDE (0 << 14)
|
|
|
|
+#define CONF2_FORCE_HOST (1 << 14)
|
|
|
|
+#define CONF2_FORCE_DEVICE (2 << 14)
|
|
|
|
+#define CONF2_FORCE_HOST_VBUS_LOW (3 << 14)
|
|
|
|
+#define CONF2_SESENDEN (1 << 13)
|
|
|
|
+#define CONF2_VBDTCTEN (1 << 12)
|
|
|
|
+#define CONF2_REFFREQ_24MHZ (2 << 8)
|
|
|
|
+#define CONF2_REFFREQ_26MHZ (7 << 8)
|
|
|
|
+#define CONF2_REFFREQ_13MHZ (6 << 8)
|
|
|
|
+#define CONF2_REFFREQ (0xf << 8)
|
|
|
|
+#define CONF2_PHYCLKGD (1 << 7)
|
|
|
|
+#define CONF2_VBUSSENSE (1 << 6)
|
|
|
|
+#define CONF2_PHY_PLLON (1 << 5)
|
|
|
|
+#define CONF2_RESET (1 << 4)
|
|
|
|
+#define CONF2_PHYPWRDN (1 << 3)
|
|
|
|
+#define CONF2_OTGPWRDN (1 << 2)
|
|
|
|
+#define CONF2_DATPOL (1 << 1)
|
|
|
|
+
|
|
/* General register mappings of system control module */
|
|
/* General register mappings of system control module */
|
|
#define AM35X_SCM_GEN_BASE 0x48002270
|
|
#define AM35X_SCM_GEN_BASE 0x48002270
|
|
struct am35x_scm_general {
|
|
struct am35x_scm_general {
|
|
@@ -49,6 +74,8 @@ struct am35x_scm_general {
|
|
};
|
|
};
|
|
#define am35x_scm_general_regs ((struct am35x_scm_general *)AM35X_SCM_GEN_BASE)
|
|
#define am35x_scm_general_regs ((struct am35x_scm_general *)AM35X_SCM_GEN_BASE)
|
|
|
|
|
|
|
|
+#define AM35XX_IPSS_USBOTGSS_BASE 0x5C040000
|
|
|
|
+
|
|
#endif /*__ASSEMBLY__ */
|
|
#endif /*__ASSEMBLY__ */
|
|
#endif /* __KERNEL_STRICT_NAMES */
|
|
#endif /* __KERNEL_STRICT_NAMES */
|
|
|
|
|