|
@@ -72,13 +72,16 @@
|
|
|
#define CONFIG_DEFAULT_SPI_BUS 1
|
|
|
#define CONFIG_DEFAULT_SPI_MODE (SPI_MODE_0 | SPI_CS_HIGH)
|
|
|
|
|
|
-#define CONFIG_FSL_PMIC
|
|
|
+/* PMIC Controller */
|
|
|
+#define CONFIG_PMIC
|
|
|
+#define CONFIG_PMIC_SPI
|
|
|
+#define CONFIG_PMIC_FSL
|
|
|
#define CONFIG_FSL_PMIC_BUS 1
|
|
|
#define CONFIG_FSL_PMIC_CS 0
|
|
|
#define CONFIG_FSL_PMIC_CLK 1000000
|
|
|
#define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH)
|
|
|
-
|
|
|
-#define CONFIG_RTC_MC13783 1
|
|
|
+#define CONFIG_FSL_PMIC_BITLEN 32
|
|
|
+#define CONFIG_RTC_MC13783
|
|
|
|
|
|
/* allow to overwrite serial and ethaddr */
|
|
|
#define CONFIG_ENV_OVERWRITE
|