|
@@ -449,6 +449,7 @@
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P5040)
|
|
#elif defined(CONFIG_PPC_P5040)
|
|
|
|
+#define CONFIG_SYS_PPC64
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS1
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS1
|
|
#define CONFIG_MAX_CPUS 4
|
|
#define CONFIG_MAX_CPUS 4
|
|
#define CONFIG_SYS_FSL_NUM_CC_PLLS 3
|
|
#define CONFIG_SYS_FSL_NUM_CC_PLLS 3
|
|
@@ -472,7 +473,6 @@
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004699
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004699
|
|
-#define CONFIG_SYS_FSL_ELBC_MULTIBIT_ECC
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000
|