|
@@ -139,7 +139,7 @@
|
|
#define BI_PHYMODE_MII 7
|
|
#define BI_PHYMODE_MII 7
|
|
#endif
|
|
#endif
|
|
|
|
|
|
-#if defined(CONFIG_440SP) || defined(CONFIG_440SPE) \
|
|
|
|
|
|
+#if defined(CONFIG_440SP) || defined(CONFIG_440SPE) || \
|
|
defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
|
|
defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
|
|
defined(CONFIG_405EX)
|
|
defined(CONFIG_405EX)
|
|
#define SDR0_MFR_ETH_CLK_SEL_V(n) ((0x01<<27) / (n+1))
|
|
#define SDR0_MFR_ETH_CLK_SEL_V(n) ((0x01<<27) / (n+1))
|