|
@@ -239,11 +239,17 @@
|
|
#define CONFIG_SYS_GRER1_VAL 0x00000000
|
|
#define CONFIG_SYS_GRER1_VAL 0x00000000
|
|
#define CONFIG_SYS_GRER2_VAL 0x00000000
|
|
#define CONFIG_SYS_GRER2_VAL 0x00000000
|
|
#define CONFIG_SYS_GRER3_VAL 0x00000000
|
|
#define CONFIG_SYS_GRER3_VAL 0x00000000
|
|
-#define CONFIG_SYS_GFER0_VAL 0x00000000
|
|
|
|
|
|
+
|
|
#define CONFIG_SYS_GFER1_VAL 0x00000000
|
|
#define CONFIG_SYS_GFER1_VAL 0x00000000
|
|
-#define CONFIG_SYS_GFER2_VAL 0x00000000
|
|
|
|
#define CONFIG_SYS_GFER3_VAL 0x00000020
|
|
#define CONFIG_SYS_GFER3_VAL 0x00000020
|
|
|
|
|
|
|
|
+#if CONFIG_POLARIS
|
|
|
|
+#define CONFIG_SYS_GFER0_VAL 0x00000001
|
|
|
|
+#define CONFIG_SYS_GFER2_VAL 0x00200000
|
|
|
|
+#else
|
|
|
|
+#define CONFIG_SYS_GFER0_VAL 0x00000000
|
|
|
|
+#define CONFIG_SYS_GFER2_VAL 0x00000000
|
|
|
|
+#endif
|
|
|
|
|
|
#define CONFIG_SYS_PSSR_VAL 0x20 /* CHECK */
|
|
#define CONFIG_SYS_PSSR_VAL 0x20 /* CHECK */
|
|
|
|
|
|
@@ -259,7 +265,11 @@
|
|
|
|
|
|
#define CONFIG_SYS_MSC0_VAL 0x4df84df0
|
|
#define CONFIG_SYS_MSC0_VAL 0x4df84df0
|
|
#define CONFIG_SYS_MSC1_VAL 0x7ff87ff4
|
|
#define CONFIG_SYS_MSC1_VAL 0x7ff87ff4
|
|
|
|
+#if CONFIG_POLARIS
|
|
|
|
+#define CONFIG_SYS_MSC2_VAL 0xa2697ff8
|
|
|
|
+#else
|
|
#define CONFIG_SYS_MSC2_VAL 0xa26936d4
|
|
#define CONFIG_SYS_MSC2_VAL 0xa26936d4
|
|
|
|
+#endif
|
|
#define CONFIG_SYS_MDCNFG_VAL 0x880009C9
|
|
#define CONFIG_SYS_MDCNFG_VAL 0x880009C9
|
|
#define CONFIG_SYS_MDREFR_VAL 0x20ca201e
|
|
#define CONFIG_SYS_MDREFR_VAL 0x20ca201e
|
|
#define CONFIG_SYS_MDMRS_VAL 0x00220022
|
|
#define CONFIG_SYS_MDMRS_VAL 0x00220022
|
|
@@ -280,7 +290,13 @@
|
|
|
|
|
|
#define CONFIG_NET_MULTI 1
|
|
#define CONFIG_NET_MULTI 1
|
|
#define CONFIG_DRIVER_DM9000 1
|
|
#define CONFIG_DRIVER_DM9000 1
|
|
-#define CONFIG_DM9000_BASE 0x08000000
|
|
|
|
|
|
+
|
|
|
|
+#if CONFIG_POLARIS
|
|
|
|
+#define CONFIG_DM9000_BASE 0x0C800000
|
|
|
|
+#else
|
|
|
|
+#define CONFIG_DM9000_BASE 0x08000000
|
|
|
|
+#endif
|
|
|
|
+
|
|
#define DM9000_IO CONFIG_DM9000_BASE
|
|
#define DM9000_IO CONFIG_DM9000_BASE
|
|
#define DM9000_DATA (CONFIG_DM9000_BASE+0x8004)
|
|
#define DM9000_DATA (CONFIG_DM9000_BASE+0x8004)
|
|
|
|
|
|
@@ -312,6 +328,9 @@
|
|
/* write flash less slowly */
|
|
/* write flash less slowly */
|
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
|
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
|
|
|
|
|
|
|
|
+/* Unlock to be used with Intel chips */
|
|
|
|
+#define CONFIG_SYS_FLASH_PROTECTION 1
|
|
|
|
+
|
|
/* Flash environment locations */
|
|
/* Flash environment locations */
|
|
#define CONFIG_ENV_IS_IN_FLASH 1
|
|
#define CONFIG_ENV_IS_IN_FLASH 1
|
|
#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + CONFIG_SYS_MONITOR_LEN) /* Addr of Environment Sector */
|
|
#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + CONFIG_SYS_MONITOR_LEN) /* Addr of Environment Sector */
|