mpc834x_mds.dts 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334
  1. /*
  2. * MPC8349E MDS Device Tree Source
  3. *
  4. * Copyright 2005, 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8349EMDS";
  13. compatible = "MPC834xMDS";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #cpus = <1>;
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. PowerPC,8349@0 {
  21. device_type = "cpu";
  22. reg = <0>;
  23. d-cache-line-size = <20>; // 32 bytes
  24. i-cache-line-size = <20>; // 32 bytes
  25. d-cache-size = <8000>; // L1, 32K
  26. i-cache-size = <8000>; // L1, 32K
  27. timebase-frequency = <0>; // from bootloader
  28. bus-frequency = <0>; // from bootloader
  29. clock-frequency = <0>; // from bootloader
  30. 32-bit;
  31. };
  32. };
  33. memory {
  34. device_type = "memory";
  35. reg = <00000000 10000000>; // 256MB at 0
  36. };
  37. bcsr@e2400000 {
  38. device_type = "board-control";
  39. reg = <e2400000 8000>;
  40. };
  41. soc8349@e0000000 {
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. #interrupt-cells = <2>;
  45. device_type = "soc";
  46. ranges = <0 e0000000 00100000>;
  47. reg = <e0000000 00000200>;
  48. bus-frequency = <0>;
  49. wdt@200 {
  50. device_type = "watchdog";
  51. compatible = "mpc83xx_wdt";
  52. reg = <200 100>;
  53. };
  54. i2c@3000 {
  55. device_type = "i2c";
  56. compatible = "fsl-i2c";
  57. reg = <3000 100>;
  58. interrupts = <e 8>;
  59. interrupt-parent = <700>;
  60. dfsrr;
  61. };
  62. i2c@3100 {
  63. device_type = "i2c";
  64. compatible = "fsl-i2c";
  65. reg = <3100 100>;
  66. interrupts = <f 8>;
  67. interrupt-parent = <700>;
  68. dfsrr;
  69. };
  70. spi@7000 {
  71. device_type = "spi";
  72. compatible = "mpc83xx_spi";
  73. reg = <7000 1000>;
  74. interrupts = <10 8>;
  75. interrupt-parent = <700>;
  76. mode = <0>;
  77. };
  78. /* phy type (ULPI or SERIAL) are only types supportted for MPH */
  79. /* port = 0 or 1 */
  80. usb@22000 {
  81. device_type = "usb";
  82. compatible = "fsl-usb2-mph";
  83. reg = <22000 1000>;
  84. #address-cells = <1>;
  85. #size-cells = <0>;
  86. interrupt-parent = <700>;
  87. interrupts = <27 2>;
  88. phy_type = "ulpi";
  89. port1;
  90. };
  91. /* phy type (ULPI, UTMI, UTMI_WIDE, SERIAL) */
  92. usb@23000 {
  93. device_type = "usb";
  94. compatible = "fsl-usb2-dr";
  95. reg = <23000 1000>;
  96. #address-cells = <1>;
  97. #size-cells = <0>;
  98. interrupt-parent = <700>;
  99. interrupts = <26 2>;
  100. dr_mode = "otg";
  101. phy_type = "ulpi";
  102. };
  103. mdio@24520 {
  104. device_type = "mdio";
  105. compatible = "gianfar";
  106. reg = <24520 20>;
  107. #address-cells = <1>;
  108. #size-cells = <0>;
  109. linux,phandle = <24520>;
  110. ethernet-phy@0 {
  111. linux,phandle = <2452000>;
  112. interrupt-parent = <700>;
  113. interrupts = <11 2>;
  114. reg = <0>;
  115. device_type = "ethernet-phy";
  116. };
  117. ethernet-phy@1 {
  118. linux,phandle = <2452001>;
  119. interrupt-parent = <700>;
  120. interrupts = <12 2>;
  121. reg = <1>;
  122. device_type = "ethernet-phy";
  123. };
  124. };
  125. ethernet@24000 {
  126. device_type = "network";
  127. model = "TSEC";
  128. compatible = "gianfar";
  129. reg = <24000 1000>;
  130. address = [ 00 00 00 00 00 00 ];
  131. local-mac-address = [ 00 00 00 00 00 00 ];
  132. interrupts = <20 8 21 8 22 8>;
  133. interrupt-parent = <700>;
  134. phy-handle = <2452000>;
  135. };
  136. ethernet@25000 {
  137. #address-cells = <1>;
  138. #size-cells = <0>;
  139. device_type = "network";
  140. model = "TSEC";
  141. compatible = "gianfar";
  142. reg = <25000 1000>;
  143. address = [ 00 00 00 00 00 00 ];
  144. local-mac-address = [ 00 00 00 00 00 00 ];
  145. interrupts = <23 8 24 8 25 8>;
  146. interrupt-parent = <700>;
  147. phy-handle = <2452001>;
  148. };
  149. serial@4500 {
  150. device_type = "serial";
  151. compatible = "ns16550";
  152. reg = <4500 100>;
  153. clock-frequency = <0>;
  154. interrupts = <9 8>;
  155. interrupt-parent = <700>;
  156. };
  157. serial@4600 {
  158. device_type = "serial";
  159. compatible = "ns16550";
  160. reg = <4600 100>;
  161. clock-frequency = <0>;
  162. interrupts = <a 8>;
  163. interrupt-parent = <700>;
  164. };
  165. pci@8500 {
  166. interrupt-map-mask = <f800 0 0 7>;
  167. interrupt-map = <
  168. /* IDSEL 0x11 */
  169. 8800 0 0 1 700 14 8
  170. 8800 0 0 2 700 15 8
  171. 8800 0 0 3 700 16 8
  172. 8800 0 0 4 700 17 8
  173. /* IDSEL 0x12 */
  174. 9000 0 0 1 700 16 8
  175. 9000 0 0 2 700 17 8
  176. 9000 0 0 3 700 14 8
  177. 9000 0 0 4 700 15 8
  178. /* IDSEL 0x13 */
  179. 9800 0 0 1 700 17 8
  180. 9800 0 0 2 700 14 8
  181. 9800 0 0 3 700 15 8
  182. 9800 0 0 4 700 16 8
  183. /* IDSEL 0x15 */
  184. a800 0 0 1 700 14 8
  185. a800 0 0 2 700 15 8
  186. a800 0 0 3 700 16 8
  187. a800 0 0 4 700 17 8
  188. /* IDSEL 0x16 */
  189. b000 0 0 1 700 17 8
  190. b000 0 0 2 700 14 8
  191. b000 0 0 3 700 15 8
  192. b000 0 0 4 700 16 8
  193. /* IDSEL 0x17 */
  194. b800 0 0 1 700 16 8
  195. b800 0 0 2 700 17 8
  196. b800 0 0 3 700 14 8
  197. b800 0 0 4 700 15 8
  198. /* IDSEL 0x18 */
  199. c000 0 0 1 700 15 8
  200. c000 0 0 2 700 16 8
  201. c000 0 0 3 700 17 8
  202. c000 0 0 4 700 14 8>;
  203. interrupt-parent = <700>;
  204. interrupts = <42 8>;
  205. bus-range = <0 0>;
  206. ranges = <02000000 0 a0000000 a0000000 0 10000000
  207. 42000000 0 80000000 80000000 0 10000000
  208. 01000000 0 00000000 e2000000 0 00100000>;
  209. clock-frequency = <3f940aa>;
  210. #interrupt-cells = <1>;
  211. #size-cells = <2>;
  212. #address-cells = <3>;
  213. reg = <8500 100>;
  214. compatible = "83xx";
  215. device_type = "pci";
  216. };
  217. pci@8600 {
  218. interrupt-map-mask = <f800 0 0 7>;
  219. interrupt-map = <
  220. /* IDSEL 0x11 */
  221. 8800 0 0 1 700 14 8
  222. 8800 0 0 2 700 15 8
  223. 8800 0 0 3 700 16 8
  224. 8800 0 0 4 700 17 8
  225. /* IDSEL 0x12 */
  226. 9000 0 0 1 700 16 8
  227. 9000 0 0 2 700 17 8
  228. 9000 0 0 3 700 14 8
  229. 9000 0 0 4 700 15 8
  230. /* IDSEL 0x13 */
  231. 9800 0 0 1 700 17 8
  232. 9800 0 0 2 700 14 8
  233. 9800 0 0 3 700 15 8
  234. 9800 0 0 4 700 16 8
  235. /* IDSEL 0x15 */
  236. a800 0 0 1 700 14 8
  237. a800 0 0 2 700 15 8
  238. a800 0 0 3 700 16 8
  239. a800 0 0 4 700 17 8
  240. /* IDSEL 0x16 */
  241. b000 0 0 1 700 17 8
  242. b000 0 0 2 700 14 8
  243. b000 0 0 3 700 15 8
  244. b000 0 0 4 700 16 8
  245. /* IDSEL 0x17 */
  246. b800 0 0 1 700 16 8
  247. b800 0 0 2 700 17 8
  248. b800 0 0 3 700 14 8
  249. b800 0 0 4 700 15 8
  250. /* IDSEL 0x18 */
  251. c000 0 0 1 700 15 8
  252. c000 0 0 2 700 16 8
  253. c000 0 0 3 700 17 8
  254. c000 0 0 4 700 14 8>;
  255. interrupt-parent = <700>;
  256. interrupts = <42 8>;
  257. bus-range = <0 0>;
  258. ranges = <02000000 0 b0000000 b0000000 0 10000000
  259. 42000000 0 90000000 90000000 0 10000000
  260. 01000000 0 00000000 e2100000 0 00100000>;
  261. clock-frequency = <3f940aa>;
  262. #interrupt-cells = <1>;
  263. #size-cells = <2>;
  264. #address-cells = <3>;
  265. reg = <8600 100>;
  266. compatible = "83xx";
  267. device_type = "pci";
  268. };
  269. /* May need to remove if on a part without crypto engine */
  270. crypto@30000 {
  271. device_type = "crypto";
  272. model = "SEC2";
  273. compatible = "talitos";
  274. reg = <30000 10000>;
  275. interrupts = <b 8>;
  276. interrupt-parent = <700>;
  277. num-channels = <4>;
  278. channel-fifo-len = <18>;
  279. exec-units-mask = <0000007e>;
  280. /* desc mask is for rev2.0,
  281. * we need runtime fixup for >2.0 */
  282. descriptor-types-mask = <01010ebf>;
  283. };
  284. /* IPIC
  285. * interrupts cell = <intr #, sense>
  286. * sense values match linux IORESOURCE_IRQ_* defines:
  287. * sense == 8: Level, low assertion
  288. * sense == 2: Edge, high-to-low change
  289. */
  290. pic@700 {
  291. linux,phandle = <700>;
  292. interrupt-controller;
  293. #address-cells = <0>;
  294. #interrupt-cells = <2>;
  295. reg = <700 100>;
  296. built-in;
  297. device_type = "ipic";
  298. };
  299. };
  300. };