Kconfig 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182
  1. # arch/arm/plat-s3c/Kconfig
  2. #
  3. # Copyright 2007 Simtec Electronics
  4. #
  5. # Licensed under GPLv2
  6. config PLAT_S3C
  7. bool
  8. depends on ARCH_S3C2410 || ARCH_S3C24A0 || ARCH_S3C64XX
  9. default y
  10. select NO_IOPORT
  11. help
  12. Base platform code for any Samsung S3C device
  13. # low-level serial option nodes
  14. config CPU_LLSERIAL_S3C2410_ONLY
  15. bool
  16. depends on PLAT_S3C
  17. default y if CPU_LLSERIAL_S3C2410 && !CPU_LLSERIAL_S3C2440
  18. config CPU_LLSERIAL_S3C2440_ONLY
  19. bool
  20. depends on PLAT_S3C
  21. default y if CPU_LLSERIAL_S3C2440 && !CPU_LLSERIAL_S3C2410
  22. config CPU_LLSERIAL_S3C2410
  23. bool
  24. depends on PLAT_S3C
  25. help
  26. Selected if there is an S3C2410 (or register compatible) serial
  27. low-level implementation needed
  28. config CPU_LLSERIAL_S3C2440
  29. bool
  30. depends on PLAT_S3C
  31. help
  32. Selected if there is an S3C2440 (or register compatible) serial
  33. low-level implementation needed
  34. # boot configurations
  35. comment "Boot options"
  36. config S3C_BOOT_WATCHDOG
  37. bool "S3C Initialisation watchdog"
  38. depends on PLAT_S3C && S3C2410_WATCHDOG
  39. help
  40. Say y to enable the watchdog during the kernel decompression
  41. stage. If the kernel fails to uncompress, then the watchdog
  42. will trigger a reset and the system should restart.
  43. config S3C_BOOT_ERROR_RESET
  44. bool "S3C Reboot on decompression error"
  45. depends on PLAT_S3C
  46. help
  47. Say y here to use the watchdog to reset the system if the
  48. kernel decompressor detects an error during decompression.
  49. config S3C_BOOT_UART_FORCE_FIFO
  50. bool "Force UART FIFO on during boot process"
  51. depends on PLAT_S3C
  52. default y
  53. help
  54. Say Y here to force the UART FIFOs on during the kernel
  55. uncompressor
  56. comment "Power management"
  57. config S3C2410_PM_DEBUG
  58. bool "S3C2410 PM Suspend debug"
  59. depends on PLAT_S3C && PM
  60. help
  61. Say Y here if you want verbose debugging from the PM Suspend and
  62. Resume code. See <file:Documentation/arm/Samsung-S3C24XX/Suspend.txt>
  63. for more information.
  64. config S3C2410_PM_CHECK
  65. bool "S3C2410 PM Suspend Memory CRC"
  66. depends on PLAT_S3C && PM && CRC32
  67. help
  68. Enable the PM code's memory area checksum over sleep. This option
  69. will generate CRCs of all blocks of memory, and store them before
  70. going to sleep. The blocks are then checked on resume for any
  71. errors.
  72. Note, this can take several seconds depending on memory size
  73. and CPU speed.
  74. See <file:Documentation/arm/Samsung-S3C24XX/Suspend.txt>
  75. config S3C2410_PM_CHECK_CHUNKSIZE
  76. int "S3C2410 PM Suspend CRC Chunksize (KiB)"
  77. depends on PLAT_S3C && PM && S3C2410_PM_CHECK
  78. default 64
  79. help
  80. Set the chunksize in Kilobytes of the CRC for checking memory
  81. corruption over suspend and resume. A smaller value will mean that
  82. the CRC data block will take more memory, but wil identify any
  83. faults with better precision.
  84. See <file:Documentation/arm/Samsung-S3C24XX/Suspend.txt>
  85. config S3C_LOWLEVEL_UART_PORT
  86. int "S3C UART to use for low-level messages"
  87. depends on PLAT_S3C
  88. default 0
  89. help
  90. Choice of which UART port to use for the low-level messages,
  91. such as the `Uncompressing...` at start time. The value of
  92. this configuration should be between zero and two. The port
  93. must have been initialised by the boot-loader before use.
  94. # options for gpiolib support
  95. config S3C_GPIO_SPACE
  96. int "Space between gpio banks"
  97. default 0
  98. help
  99. Add a number of spare GPIO entries between each bank for debugging
  100. purposes. This allows any problems where an counter overflows from
  101. one bank to another to be caught, at the expense of using a little
  102. more memory.
  103. config S3C_GPIO_TRACK
  104. bool
  105. help
  106. Internal configuration option to enable the s3c specific gpio
  107. chip tracking if the platform requires it.
  108. config S3C_GPIO_PULL_UPDOWN
  109. bool
  110. help
  111. Internal configuration to enable the correct GPIO pull helper
  112. config S3C_GPIO_PULL_DOWN
  113. bool
  114. help
  115. Internal configuration to enable the correct GPIO pull helper
  116. config S3C_GPIO_PULL_UP
  117. bool
  118. help
  119. Internal configuration to enable the correct GPIO pull helper
  120. config S3C_GPIO_CFG_S3C24XX
  121. bool
  122. help
  123. Internal configuration to enable S3C24XX style GPIO configuration
  124. functions.
  125. config S3C_GPIO_CFG_S3C64XX
  126. bool
  127. help
  128. Internal configuration to enable S3C64XX style GPIO configuration
  129. functions.
  130. # device definitions to compile in
  131. config S3C_DEV_HSMMC
  132. bool
  133. depends on PLAT_S3C
  134. help
  135. Compile in platform device definitions for HSMMC code
  136. config S3C_DEV_HSMMC1
  137. bool
  138. depends on PLAT_S3C
  139. help
  140. Compile in platform device definitions for HSMMC channel 1
  141. config S3C_DEV_I2C1
  142. bool
  143. depends on PLAT_S3C
  144. help
  145. Compile in platform device definitions for I2C channel 1
  146. config S3C_DEV_FB
  147. bool
  148. depends on PLAT_S3C
  149. help
  150. Compile in platform device definition for framebuffer