kvm_asm.h 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768
  1. /*
  2. * Copyright (C) 2012,2013 - ARM Ltd
  3. * Author: Marc Zyngier <marc.zyngier@arm.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #ifndef __ARM_KVM_ASM_H__
  18. #define __ARM_KVM_ASM_H__
  19. /*
  20. * 0 is reserved as an invalid value.
  21. * Order *must* be kept in sync with the hyp switch code.
  22. */
  23. #define MPIDR_EL1 1 /* MultiProcessor Affinity Register */
  24. #define CSSELR_EL1 2 /* Cache Size Selection Register */
  25. #define SCTLR_EL1 3 /* System Control Register */
  26. #define ACTLR_EL1 4 /* Auxilliary Control Register */
  27. #define CPACR_EL1 5 /* Coprocessor Access Control */
  28. #define TTBR0_EL1 6 /* Translation Table Base Register 0 */
  29. #define TTBR1_EL1 7 /* Translation Table Base Register 1 */
  30. #define TCR_EL1 8 /* Translation Control Register */
  31. #define ESR_EL1 9 /* Exception Syndrome Register */
  32. #define AFSR0_EL1 10 /* Auxilary Fault Status Register 0 */
  33. #define AFSR1_EL1 11 /* Auxilary Fault Status Register 1 */
  34. #define FAR_EL1 12 /* Fault Address Register */
  35. #define MAIR_EL1 13 /* Memory Attribute Indirection Register */
  36. #define VBAR_EL1 14 /* Vector Base Address Register */
  37. #define CONTEXTIDR_EL1 15 /* Context ID Register */
  38. #define TPIDR_EL0 16 /* Thread ID, User R/W */
  39. #define TPIDRRO_EL0 17 /* Thread ID, User R/O */
  40. #define TPIDR_EL1 18 /* Thread ID, Privileged */
  41. #define AMAIR_EL1 19 /* Aux Memory Attribute Indirection Register */
  42. #define CNTKCTL_EL1 20 /* Timer Control Register (EL1) */
  43. #define NR_SYS_REGS 21
  44. #define ARM_EXCEPTION_IRQ 0
  45. #define ARM_EXCEPTION_TRAP 1
  46. #ifndef __ASSEMBLY__
  47. struct kvm;
  48. struct kvm_vcpu;
  49. extern char __kvm_hyp_init[];
  50. extern char __kvm_hyp_init_end[];
  51. extern char __kvm_hyp_vector[];
  52. extern char __kvm_hyp_code_start[];
  53. extern char __kvm_hyp_code_end[];
  54. extern void __kvm_flush_vm_context(void);
  55. extern void __kvm_tlb_flush_vmid_ipa(struct kvm *kvm, phys_addr_t ipa);
  56. extern int __kvm_vcpu_run(struct kvm_vcpu *vcpu);
  57. #endif
  58. #endif /* __ARM_KVM_ASM_H__ */